

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c54a-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 5.1 Power-On Reset (POR)

The PIC16C5X family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip RESET for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 5-1.

The Power-On Reset circuit and the Device Reset Timer (Section 5.2) circuit are closely related. On power-up, the RESET latch is set and the DRT is <u>RESET</u>. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will RESET the reset latch and thus end the on-chip RESET signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 5-3. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.

In Figure 5-4, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper RESET. However, Figure 5-5 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 5-2).

Note: When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For more information on PIC16C5X POR, see *Power-Up Considerations* - AN522 in the <u>Embedded Control Handbook</u>.


The POR circuit does not produce an internal RESET when VDD declines.


#### FIGURE 5-2:


#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}$  pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).







#### 6.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status and the page preselect bits for program memories larger than 512 words.

The STATUS Register can be the destination for any instruction, as with any other register. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not

writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS Register because these instructions do not affect the Z, DC or C bits from the STATUS Register. For other instructions which do affect STATUS Bits, see Section 10.0, Instruction Set Summary.

#### REGISTER 6-1: STATUS REGISTER (ADDRESS: 03h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	PA2	PA1	PA0	TO	PD	Z	DC	С
	bit 7							bit 0
bit 7:	PA2: This bit	unused at th	is time.					
		A2 bit as a ge with future pr		e read/write	bit is not recor	mmended, sir	nce this may a	affect upward
bit 6-5:				-	CR56)(PIC16			58)
					16C57/CR57, 16C57/CR57,			
		(400h - 5FFh				FIC 10C30/C	N00	
	11 = Page 3	(600h - 7FFh	•					
	Each page is		deperal pur	ose read/wr	ite bits in devi	ices which do	not use them	for program
					affect upward			
bit 4:	TO: Time-ou			,	•			
		ver-up, CLRWI ime-out occur		, or sleep i	nstruction			
bit 3:	PD: Power-d	lown bit						
	•	ver-up or by tl ution of the SI						
bit 2:	Z: Zero bit							
		lt of an arithm It of an arithm						
bit 1:	DC: Digit car	ry/borrow bit	(for ADDWF a	nd SUBWF in	structions)			
	ADDWF							
		rom the 4th la rom the 4th la						
	SUBWF							
					did not occur			
		from the 4th						
bit 0:	-	row bit (for AI			F instructions		_	
	<b>ADDWF</b> 1 = A carry o	ocurred		orrow did n	ot occur	RRF or RLI		, respectively
	$\pm = \pi \operatorname{carry} 0$	locurrou	/ · ·					

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

## 7.0 I/O PORTS

As with any other register, the I/O Registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

### 7.1 PORTA

PORTA is a 4-bit I/O Register. Only the low order 4 bits are used (RA<3:0>). Bits 7-4 are unimplemented and read as '0's.

## 7.2 PORTB

PORTB is an 8-bit I/O Register (PORTB<7:0>).

## 7.3 PORTC

PORTC is an 8-bit I/O Register for PIC16C55, PIC16C57 and PIC16CR57.

PORTC is a General Purpose Register for PIC16C54, PIC16CR54, PIC16CR56, PIC16CR56, PIC16CS8 and PIC16CR58.

## 7.4 TRIS Registers

The Output Driver Control Registers are loaded with the contents of the W Register by executing the TRIS f instruction. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance (input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

The TRIS Registers are "write-only" and are set (output drivers disabled) upon RESET.

TABLE 7-1:	SUMMARY OF PORT REGISTERS


#### Value on Value on Bit 4 Bit 3 Bit 1 Bit 0 MCLR and Address Name Bit 7 Bit 6 Bit 5 Bit 2 Power-On Reset WDT Reset TRIS N/A I/O Control Registers (TRISA, TRISB, TRISC) 1111 1111 1111 1111 05h PORTA RA3 RA2 RA1 RA0 \_ \_ \_ \_ xxxx \_ \_ \_ \_ uuuu PORTB 06h RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 XXXX XXXX uuuu uuuu 07h PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 XXXX XXXX uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', Shaded cells = unimplemented, read as '0'

#### 7.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 7-1. All ports may be used for both input and output operation. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

#### FIGURE 7-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN







## 12.0 ELECTRICAL CHARACTERISTICS - PIC16C54A

#### Absolute Maximum Ratings<sup>(†)</sup>

Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0V to +7.5V
Voltage on MCLR with respect to Vss <sup>(1)</sup>	0V to +14V
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)
Total power dissipation <sup>(2)</sup>	800 mW
Max. current out of Vss pin	150 mA
Max. current into Vod pin	100 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O port (PORTA, B or C)	40 mA
Max. output current sunk by a single I/O port (PORTA, B or C)	50 mA

- **Note 1:** Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 to 100  $\Omega$  should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to Vss.
  - 2: Power Dissipation is calculated as follows: Pdis = VDD x {IDD  $\Sigma$  IOH} +  $\Sigma$  {(VDD VOH) x IOH} +  $\Sigma$ (VOL x IOL)

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 12.1 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)

PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)		Standard Operating Conditions (unless otherwise specified Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial						
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage PIC16C5X-RC PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS PIC16C5X-LP	3.0 3.0 4.5 4.5 2.5		6.25 6.25 5.5 5.5 6.25	V V V V		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5*	_	V	Device in SLEEP Mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset		Vss	—	V	See Section 5.1 for details on Power-on Reset	
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*		—	V/ms	See Section 5.1 for details on Power-on Reset	
D010	IDD	Supply Current <sup>(2)</sup> PIC16C5X-RC <sup>(3)</sup> PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS PIC16C5X-HS PIC16C5X-LP	 	1.8 1.8 4.8 4.8 9.0 15	3.3 3.3 10 10 20 32	mA mA mA mA μA	Fosc = 4 MHz, VDD = $5.5V$ Fosc = 4 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = $32$ kHz, VDD = $3.0V$ , WDT disabled	
D020	Ipd	Power-down Current <sup>(2)</sup>	—	4.0 0.6	12 9	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled	

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### 12.5 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions			
D030	VIL	Input Low Voltage								
		I/O ports	Vss	—	0.15 Vdd	V	Pin at hi-impedance			
		MCLR (Schmitt Trigger)	Vss	—	0.15 Vdd	V	-			
		T0CKI (Schmitt Trigger)	Vss	_	0.15 VDD	V				
		OSC1 (Schmitt Trigger)	Vss	_	0.15 VDD	V	PIC16C5X-RC only <sup>(3)</sup>			
		OSC1 (Schmitt Trigger)	Vss	—	0.3 Vdd	V	PIC16C5X-XT, 10, HS, LP			
D040	Vih	Input High Voltage								
		I/O ports	0.45 Vdd		Vdd	V	For all VDD <sup>(4)</sup>			
		I/O ports	2.0	—	Vdd	V	$4.0V < VDD \le 5.5V^{(4)}$			
		I/O ports	0.36 VDD	—	Vdd	V	VDD > 5.5 V			
		MCLR (Schmitt Trigger)	0.85 Vdd	_	Vdd	V				
		T0CKI (Schmitt Trigger)	0.85 Vdd	_	Vdd	V				
		OSC1 (Schmitt Trigger)	0.85 Vdd	_	Vdd	V	PIC16C5X-RC only <sup>(3)</sup>			
		OSC1 (Schmitt Trigger)	0.7 Vdd	—	Vdd	V	PIC16C5X-XT, 10, HS, LP			
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 Vdd*	_	—	V				
D060	lı∟	Input Leakage Current (1,2)					<b>For V</b> DD ≤ <b>5.5 V</b> :			
		I/O ports	-1	0.5	+1	μA	VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance			
		MCLR	-5	_	_	μA	VPIN = VSS + 0.25V			
		MCLR	_	0.5	+5	μA	VPIN = VDD			
		тоскі	-3	0.5	+3	μA	$VSS \leq VPIN \leq VDD$			
		OSC1	-3	0.5	+3	μA	$VSS \le VPIN \le VDD$ , PIC16C5X-XT, 10, HS, LP			
D080	Vol	Output Low Voltage								
		I/O ports OSC2/CLKOUT	—	_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC			
D090	Vон	<b>Output High Voltage<sup>(2)</sup></b> I/O ports OSC2/CLKOUT	Vdd – 0.7 Vdd – 0.7			V V	IOH = -5.4  mA, VDD = 4.5V IOH = -1.0  mA, VDD = 4.5V, PIC16C5X-RC			

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.

3: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

4: The user may use the better of the two specifications.

#### 13.4 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions		
D030	VIL	Input Low Voltage							
		I/O ports	Vss		0.15 Vdd	V	Pin at hi-impedance		
		MCLR (Schmitt Trigger)	Vss		0.15 VDD	V			
		T0CKI (Schmitt Trigger)	Vss		0.15 VDD	V			
		OSC1 (Schmitt Trigger)	Vss		0.15 VDD	V	RC mode only <sup>(3)</sup>		
		OSC1	Vss	—	0.3 Vdd	V	XT, HS and LP modes		
D040	Vін	Input High Voltage							
		I/O ports	0.45 Vdd		Vdd	V	For all VDD <sup>(4)</sup>		
		I/O ports	2.0		Vdd	V	$4.0V < VDD \le 5.5V^{(4)}$		
		I/O ports	0.36 Vdd		Vdd	V	VDD > 5.5V		
		MCLR (Schmitt Trigger)	0.85 VDD		Vdd	V			
		T0CKI (Schmitt Trigger)	0.85 VDD		Vdd	V			
		OSC1 (Schmitt Trigger)	0.85 VDD		Vdd	V	RC mode only <sup>(3)</sup>		
		OSC1	0.7 Vdd	—	Vdd	V	XT, HS and LP modes		
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 Vdd*	—	_	V			
D060	lı∟	Input Leakage Current <sup>(1,2)</sup>					<b>For</b> VDD ≤ <b>5.5</b> V:		
		I/O ports	-1.0	0.5	+1.0	μA	$VSS \leq VPIN \leq VDD$ ,		
							pin at hi-impedance		
		MCLR	-5.0		_	μA	VPIN = VSS + 0.25V		
		MCLR	_	0.5	+5.0	μΑ	VPIN = VDD		
		TOCKI	-3.0	0.5	+3.0	μΑ	$VSS \leq VPIN \leq VDD$		
		OSC1	-3.0	0.5	+3.0	μA	$VSS \leq VPIN \leq VDD$ ,		
							XT, HS and LP modes		
D080	Vol	Output Low Voltage							
		I/O ports	l —	—	0.6	V	IOL = 8.7 mA, VDD = 4.5V		
		OSC2/CLKOUT			0.6	V	IOL = 1.6  mA, VDD = 4.5 V,		
							RC mode only		
D090	Voh	Output High Voltage <sup>(2)</sup>							
		I/O ports	Vdd - 0.7	—	—	V	IOH = −5.4 mA, VDD = 4.5\		
		OSC2/CLKOUT	Vdd - 0.7	—	-	V	IOH = -1.0  mA,  VDD = 4.5  V RC mode only		


† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.


**2:** Negative current is defined as coming out of the pin.

3: For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

4: The user may use the better of the two specifications.



#### FIGURE 14-22: PORTA, B AND C IOL vs. VoL, VDD = 5 V




#### 15.3 DC Characteristics: PIC16LV54A-02 (Commercial) PIC16LV54A-02I (Industrial)

PIC16LV54A-02 PIC16LV54A-02I (Commercial, Industrial)				$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array} $					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions		
D001	Vdd	Supply Voltage RC and XT modes	2.0	_	3.8	V			
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5*	—	V	Device in SLEEP mode		
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset		
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 5.1 for details on Power-on Reset		
D010	IDD	<b>Supply Current<sup>(2)</sup></b> RC <sup>(3)</sup> and XT modes LP mode, Commercial LP mode, Industrial		0.5 11 14	 27 35	mA μA μA	Fosc = 2.0 MHz, VDD = 3.0V Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled		
D020	IPD	<b>Power-down Current<sup>(2,4)</sup></b> Commercial Commercial Industrial Industrial		2.5 0.25 3.5 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled		

These parameters are characterized but not tested.


- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection on wake-up from SLEEP mode or during initial power-up.



#### **FIGURE 16-4:** TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF, 25°C

# PIC16C5X









**2**: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.






2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency.

Please reference the Product Identification System section for the maximum rated speed of the parts.








#### 17.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial) PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial) PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial) PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

PIC16LC5X PIC16LCR5X (Commercial, Industrial)				Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise specified)						
PIC16C5X PIC16CR5X (Commercial, Industrial)				ting Terr	-		$0^{\circ}C \le TA \le +70^{\circ}C$ for commercial -40°C $\le TA \le +85^{\circ}C$ for industrial			
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions			
	Vdd	Supply Voltage								
D001		PIC16LC5X	2.5 2.7 2.5		5.5 5.5 5.5	V V V	$\begin{array}{l} -40^{\circ}C \leq TA \leq +\ 85^{\circ}C,\ 16LCR5X \\ -40^{\circ}C \leq TA \leq 0^{\circ}C,\ 16LC5X \\ 0^{\circ}C \leq TA \leq +\ 85^{\circ}C\ 16LC5X \end{array}$			
D001A		PIC16C5X	3.0 4.5	_	5.5 5.5	V V	RC, XT, LP and HS mode from 0 - 10 MHz from 10 - 20 MHz			
D002	Vdr	RAM Data Retention Volt- age <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode			
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset			
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 5.1 for details on Power-on Reset			

Legend: Rows with standard voltage device data only are shaded for improved readability.

\* These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .



## FIGURE 17-8: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X

#### TABLE 17-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X


AC Charac	teristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No. Symbol		Characteristic	Min	Тур†	Мах	Units	Conditions		
30	TmcL	MCLR Pulse Width (low)	1000*		_	ns	VDD = 5.0V		
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)		
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)		
34	Tioz	I/O Hi-impedance from MCLR Low	100*	300*	1000*	ns			

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1997-2013 Microchip Technology Inc.

#### 19.4 **Timing Diagrams and Specifications**



#### **FIGURE 19-3: EXTERNAL CLOCK TIMING - PIC16C5X-40**

#### **EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X-40 TABLE 19-1:**

AC Characteristics		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial							
Param No.	Symbol	Characteristic Min Typ†		Тур†	Max	Units	Conditions		
	Fosc	External CLKIN Frequency <sup>(1)</sup>	20	_	40	MHz	HS osc mode		
1	Tosc	External CLKIN Period <sup>(1)</sup>	25	_	_	ns	HS OSC mode		
2	Тсу	Instruction Cycle Time <sup>(2)</sup>	—	4/Fosc	_	—			
3	TosL, TosH	Clock in (OSC1) Low or High Time	6.0*	_	_	ns	HS oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	_	6.5*	ns	HS oscillator		

- \* These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

  - 2: Instruction cycle period (TCY) equals four times the input oscillator time base period.













#### 28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units			INCHES			MILLIMETERS*			
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX			
Number of Pins	n		28			28				
Pitch	р		.026			0.65				
Overall Height	А	.068	.073	.078	1.73	1.85	1.98			
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83			
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25			
Overall Width	Е	.299	.309	.319	7.59	7.85	8.10			
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38			
Overall Length	D	.396	.402	.407	10.06	10.20	10.34			
Foot Length	L	.022	.030	.037	0.56	0.75	0.94			
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25			
Foot Angle	¢	0	4	8	0.00	101.60	203.20			
Lead Width	В	.010	.013	.015	0.25	0.32	0.38			
Mold Draft Angle Top	α	0	5	10	0	5	10			
Mold Draft Angle Bottom	β	0	5	10	0	5	10			

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073

## 28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES*			MILLIMETERS			
Dimensior	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins			28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.195	.210	.225	4.95	5.33	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.038	.060	0.38	0.95	1.52
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter		.270	.280	.290	6.86	7.11	7.37

Sontolling Parameter
Significant Characteristic
JEDEC Equivalent: MO-103
Drawing No. C04-013