



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	24 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6.25V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c55-rc-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

## 6.5.1 PAGING CONSIDERATIONS – PIC16C56/CR56, PIC16C57/CR57 AND PIC16C58/CR58

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS Register will not be updated. Therefore, the next GOTO, CALL or modify PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA<1:0>).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxh on page 0 (assuming that PA<1:0> are clear).

To prevent this, the page preselect bits must be updated under program control.

## 6.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the RESET vector).

The STATUS Register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the RESET vector location will automatically cause the program to jump to page 0.

# 6.6 Stack

PIC16C5X devices have a 10-bit or 11-bit wide, two-level hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W Register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

For the RETLW instruction, the PC is loaded with the Top of Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC, therefore, paging is not an issue when returning from a subroutine.





# FIGURE 8-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALER 1:2



#### TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	<u>Value</u> on MCLR and WDT Reset
01h	TMR0	Timer0 -	8-bit real	xxxx xxxx	uuuu uuuu						
N/A	OPTION	_	—	TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells not used by Timer0.





# 9.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of realtime applications. The PIC16C5X family of microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator Selection (Section 4.0)
- RESET (Section 5.0)
- Power-On Reset (Section 5.1)
- Device Reset Timer (Section 5.2)
- Watchdog Timer (WDT) (Section 9.2)
- SLEEP (Section 9.3)
- Code protection (Section 9.4)
- ID locations (Section 9.5)

The PIC16C5X Family has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in RESET until the crystal oscillator is stable. With this timer on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake up from SLEEP through external RESET or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

BSF	Bit Set f								
Syntax:	[label]	[label] BSF f,b							
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$							
Operation:	$1 \rightarrow (f < b)$	>)							
Status Affected:	None								
Encoding:	0101	0101 bbbf ffff							
Description:	Bit 'b' in register 'f' is set.								
Words:	1								
Cycles:	1								
Example:	BSF	FLAG_RE	G, 7						
Before Instruction FLAG_REG = 0x0A After Instruction									
FLAG_F	KEG = 0	)x8A							

BTFSC	Bit Test f, Skip if Clear								
Syntax:	[label] BTFSC f,b								
Operands:	$0 \le f \le 31$ $0 \le b \le 7$								
Operation:	skip if (f	<b>) = 0</b>							
Status Affected:	None								
Encoding:	0110	bbbf	ffff						
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 curle instruction								
Words:	1								
Cycles:	1(2)								
Example:	HERE FALSE TRUE	BTFSC GOTO • •	FLAG,1 PROCESS	S_CODE					
Before Instru	ction								
PC After Instructi if FLAG< PC if FLAG< PC	= (1> = (1> = (1> = =	address 0, address ( 1, address (1	(HERE) TRUE); FALSE)						

BTFSS	Bit Test f, Skip if Set									
Syntax:	[label] BTFSS f,b									
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$									
Operation:	skip if (f <b>) = 1</b>									
Status Affected:	None									
Encoding:	0111 bbbf ffff									
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction									
Words:	1									
Cycles:	1(2)									
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODI TRUE • •	Ξ								
Before Instr	ruction									
PC	= address (HERE)									
After Instruc	ction									
	< i > = 0, = address (FALSE)									
if FLAG<	<1> = 1.									
PC	= address (TRUE)									

NOTES:



## TABLE 12-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Char	acteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$								
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units				
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>	—	15	30**	ns				
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>	—	15	30**	ns				
12	TckR	CLKOUT rise time <sup>(1)</sup>	—	5.0	15**	ns				
13	TckF	CLKOUT fall time <sup>(1)</sup>	—	5.0	15**	ns				
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	_	40**	ns				
15	TioV2ckH	Port in valid before CLKOUT <sup>(1)</sup>	0.25 TCY+30*	_	—	ns				
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	_	—	ns				
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(2)</sup>	—	_	100*	ns				
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	—	ns				
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns				
20	TioR	Port output rise time <sup>(2)</sup>	—	10	25**	ns				
21	TioF	Port output fall time <sup>(2)</sup>		10	25**	ns				

\* These parameters are characterized but not tested.

\*\* These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 12-1 for load conditions.



#### FIGURE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -PIC16C54/55/56/57

#### TABLE 12-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Chara	cteristics	Standard Operating Conditions (uOperating Temperature $0^{\circ}C \leq$ $-40^{\circ}C \leq$ $-40^{\circ}C \leq$	I <b>NIESS (</b> TA ≤ +7 TA ≤ +8 TA ≤ +1	otherwi 0°C for 5°C for 25°C for	se spec commei industria r extend	<b>tified)</b> rcial al led	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100*	—	_	ns	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)
34	Tioz	I/O Hi-impedance from MCLR Low		_	100*	ns	

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



## FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54A

## TABLE 13-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (u}\\ \mbox{Operating Temperature} & 0^{\circ}C \leq \\ & -40^{\circ}C \leq \\ & -40^{\circ}C \leq \end{array}$	I <b>nless (</b> Ta ≤ +7 Ta ≤ +8 Ta ≤ +1	otherwi 0°C for 5°C for 25°C for	se spec comme industria r extend	<b>ified)</b> rcial al led	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1.0*	_	_	μS	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7.0*	18*	40*	ms	VDD = 5.0V (Comm)
32	Tdrt	Device Reset Timer Period	7.0*	18*	30*	ms	VDD = 5.0V (Comm)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	1.0*	μS	

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.











# TABLE 15-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A

AC Chara	cteristics	$\begin{array}{ll} Standard Operating Conditions (unless of the conditions of the conditions (unless of the conditions of the$	s otherwise spe +70°C for comm +85°C for indust +85°C for indust +125°C for exter	ecified) nercial rial rial - Pl nded	C16LV54A-02I	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>		15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>		15	30**	ns
12	TckR	CLKOUT rise time <sup>(1)</sup>	—	5.0	15**	ns
13	TckF	CLKOUT fall time <sup>(1)</sup>		5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>		—	40**	ns
15	TioV2ckH	Port in valid before CLKOUT↑ <sup>(1)</sup>	0.25 TCY+30*	_	_	ns
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	—	_	ns
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(2)</sup>	—	_	100*	ns
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD		_	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	_	ns
20	TioR	Port output rise time <sup>(2)</sup>	—	10	25**	ns
21	TioF	Port output fall time <sup>(2)</sup>		10	25**	ns

\* These parameters are characterized but not tested.

\*\* These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 15-1 for load conditions.

# PIC16C5X



FIGURE 16-9: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD



FIGURE 16-10: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 20 PF, 25°C)

FIGURE 16-11: MAXIMUM IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 20 PF, -40°C to +85°C)





FIGURE 16-21: PORTA, B AND C IOH vs. VOH, VDD = 5V











### FIGURE 18-17: PORTA, B AND C IOL vs. Vol, VDD = 3 V



#### 19.4 **Timing Diagrams and Specifications**



#### **FIGURE 19-3: EXTERNAL CLOCK TIMING - PIC16C5X-40**

#### **EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X-40 TABLE 19-1:**

AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial							
Param No.	Symbol	Characteristic M		Тур†	Max	Units	Conditions		
-	Fosc	External CLKIN Frequency <sup>(1)</sup>	20	_	40	MHz	HS OSC mode		
1	Tosc	External CLKIN Period <sup>(1)</sup>	25			ns	HS osc mode		
2	Тсу	Instruction Cycle Time <sup>(2)</sup>	_	4/Fosc	4/Fosc —				
3	TosL, TosH	Clock in (OSC1) Low or High Time	6.0*			ns	HS oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time			6.5*	ns	HS oscillator		

- \* These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

  - 2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

#### FIGURE 20-9: IOL vs. VOL, VDD = 5 V



# 28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.195	.210	.225	4.95	5.33	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.038	.060	0.38	0.95	1.52
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter	W	.270	.280	.290	6.86	7.11	7.37

Sontolling Parameter
Significant Characteristic
JEDEC Equivalent: MO-103
Drawing No. C04-013