



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	768B (512 x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	24 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6.25V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c55t-xt-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

## TABLE 1-1: PIC16C5X FAMILY OF DEVICES

Features	PIC16C54	PIC16CR54	PIC16C55	PIC16C56	PIC16CR56
Maximum Operation Frequency	40 MHz	20 MHz	40 MHz	40 MHz	20 MHz
EPROM Program Memory (x12 words)	512	—	512	1K	—
ROM Program Memory (x12 words)	—	512	—	—	1K
RAM Data Memory (bytes)	25	25	24	25	25
Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
I/O Pins	12	12	20	12	12
Number of Instructions	33	33	33	33	33
Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP
All PIC <sup>®</sup> Family devices have Power-on I/O current capability.	Reset, selectat	ble Watchdog Ti	mer, selectable	Code Protect a	nd high

PIC16C58 Features **PIC16C57** PIC16CR57 PIC16CR58 Maximum Operation Frequency 20 MHz 40 MHz 40 MHz 20 MHz EPROM Program Memory (x12 words) 2K 2K \_\_\_\_ \_ ROM Program Memory (x12 words) 2K 2K \_ \_ RAM Data Memory (bytes) 72 72 73 73 Timer Module(s) TMR0 TMR0 TMR0 TMR0 I/O Pins 20 20 12 12 Number of Instructions 33 33 33 33 28-pin DIP, SOIC; 28-pin DIP, SOIC; 18-pin DIP, SOIC; 18-pin DIP, SOIC; Packages 28-pin SSOP 28-pin SSOP 20-pin SSOP 20-pin SSOP All PIC® Family devices have Power-on Reset, selectable Watchdog Timer, selectable Code Protect and high I/O current capability.

#### TABLE 5-3: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset
W	N/A	xxxx xxxx	uuuu uuuu
TRIS	N/A	1111 1111	1111 1111
OPTION	N/A	11 1111	11 1111
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	XXXX XXXX	uuuu uuuu
PCL	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	000q quuu
FSR <sup>(1)</sup>	04h	1xxx xxxx	luuu uuuu
PORTA	05h	xxxx	uuuu
PORTB	06h	XXXX XXXX	uuuu uuuu
PORTC <sup>(2)</sup>	07h	XXXX XXXX	uuuu uuuu
General Purpose Register Files	07-7Fh	xxxx xxxx	սսսս սսսս

Legend: x = unknown u = unchanged - = unimplemented, read as '0'<math>q = see tables in Table 5-1 for possible values.

- Note 1: These values are valid for PIC16C57/CR57/CR58/CR58. For the PIC16C54/CR54/C55/C56/CR56, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.
  - **2:** General purpose register file on PIC16C54/CR54/C56/CR56/C58/CR58.

#### FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



#### 6.5.1 PAGING CONSIDERATIONS – PIC16C56/CR56, PIC16C57/CR57 AND PIC16C58/CR58

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS Register will not be updated. Therefore, the next GOTO, CALL or modify PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA<1:0>).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxh on page 0 (assuming that PA<1:0> are clear).

To prevent this, the page preselect bits must be updated under program control.

#### 6.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the RESET vector).

The STATUS Register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the RESET vector location will automatically cause the program to jump to page 0.

#### 6.6 Stack

PIC16C5X devices have a 10-bit or 11-bit wide, two-level hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W Register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

For the RETLW instruction, the PC is loaded with the Top of Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC, therefore, paging is not an issue when returning from a subroutine.

# 6.7 Indirect Data Addressing; INDF and FSR Registers

The INDF Register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR Register (FSR is a *pointer*). This is indirect addressing.

#### EXAMPLE 6-1: INDIRECT ADDRESSING

- Register file 08 contains the value 10h
- Register file 09 contains the value 0Ah
- Load the value 08 into the FSR Register
- A read of the INDF Register will return the value of 10h
- Increment the value of the FSR Register by one (FSR = 09h)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF Register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 6-2.

#### EXAMPLE 6-2:

#### HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW	H'10'	;initialize pointer
	MOVWF	FSR	; to RAM
NEXT	CLRF	INDF	;clear INDF Register
	INCF	FSR,F	;inc pointer
	BTFSC	FSR,4	;all done?
	GOTO	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

The FSR is either a 5-bit (PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56) or 7-bit (PIC16C57, PIC16CR57, PIC16CR58, PIC16CR58) wide register. It is used in conjunction with the INDF Register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

**PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56:** These do not use banking. FSR<6:5> bits are unimplemented and read as '1's.

**PIC16C57**, **PIC16CR57**, **PIC16C58**, **PIC16CR58**: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).



© 1997-2013 Microchip Technology Inc.

GOTO	Uncondi	tional Br	anch
Syntax:	[ label ]	GOTO	k
Operands:	$0 \le k \le 5^{-1}$	11	
Operation:	$k \rightarrow PC < STATUS$	8:0>; <6:5> →	PC<10:9>
Status Affected:	None		
Encoding:	101k	kkkk	kkkk
Description:	GOTO is a The 9-bit loaded in upper bits STATUS- cycle inst	an uncone immedia to PC bit s of PC a <6:5>. GC truction.	ditional branch. te value is s <8:0>. The re loaded from DTO is a two-
Words:	1		
Cycles:	2		
Example:	GOTO TH	IERE	
After Instructi PC =	on address	G (THER	E)

INCF	Increment f				
Syntax:	[label] INCF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d  \in  [0,1] \end{array}$				
Operation:	(f) + 1 $\rightarrow$ (dest)				
Status Affected:	Z				
Encoding:	0010 10df ffff				
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	INCF CNT, 1				
Before Instru CNT Z After Instructi CNT Z	ction = 0xFF = 0 ion = 0x00 = 1				

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two- cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1 GOTO LOOP
	CONTINUE • • •
Before Instru	iction
PC	= address (HERE)
After Instruct	ion
CNT	= CNT + 1;
if CNT	= 0,
PC	= address (CONTINUE);
if CNT	≠ 0, 
PC	= address (HERE +1)

# PIC16C5X

XORLW	Exclusiv	ve OR lite	ral with	W		
Syntax:	[ <i>label</i> ]	XORLW	k			
Operands:	$0 \le k \le 255$					
Operation:	W) .XO	$R. k \to (W$	/)			
Status Affected:	Z					
Encoding:	1111	kkkk	kkkk			
Description:	The cont XOR'ed The resu ter.	ents of th with the e It is place	e W regis ight bit lit d in the V	ster are eral 'k'. V regis-		
Words:	1					
Cycles:	1					
Example:	XORLW	0xAF				
Before Instru W = After Instruct W =	ction 0xB5 ion 0x1A					

XORWF	Exclus	ive OR W	with f			
Syntax:	[ label ]	XORWF	f,d			
Operands:	$0 \le f \le 3$ $d \in [0, 1]$	31  ]				
Operation:	(W) .XC	(W) .XOR. (f) $\rightarrow$ (dest)				
Status Affected:	Z					
Encoding:	0001	10df	ffff			
Description:	W regis the resi ter. If 'd back in	ter with reg ult is stored ' is 1 the re register 'f'.	gister 'f'. If 'd' is 0 I in the W regis- sult is stored			
Words:	1					
Cycles:	1					
Example	XORWF	REG,1				
Before Instru	ction					
REG	= (	0xAF				
W	= (	0xB5				
After Instruct	ion					
REG	=	0x1A				
W	= (	0xB5				

## TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	X7D81DI9	XX7O91OIG	78291219	PIC16F8XX	PIC16C9XX	PIC17C4X	XXTOTIOI9	PIC18CXX2	PIC18FXXX	63CXX 52CXX/ 54CXX/	хххсэн	мсвеххх	MCP2510
MPLAB <sup>®</sup> Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB® C17 C Compiler												>	>						
MPLAB® C18 C Compiler														~	>				
MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	>	>	>	>	^	>	>	>	>	>	>	>	>	>	>	>	>		
MPLAB® ICE In-Circuit Emulator	<	>	>	~	~	×*`	~	>	>	>	>	>	>	~	>				
ICEPIC <sup>TM</sup> In-Circuit Emulator	>		>	>	>		>	>	>		>								
et MPLAB® ICD In-Circuit Debugger Debugger				*			*			>					>				
ଏ PICSTART® Plus Entry Level ଅପେତା Programmer	<	>	>	>	>	**`	>	>	>	>	>	>	>	>	>				
PRO MATE® II Do Universal Device Programmer D	>	>	>	>	>	** ⁄	>	>	>	>	>	>	>	>	>	>	>		
PICDEM <sup>TM</sup> 1 Demonstration Board			>		>		<b>*</b> +		>			>							
PICDEM <sup>TM</sup> 2 Demonstration Board				∕+			<↓ ↓							>	>				
PICDEM <sup>TM</sup> 3 Demonstration Board											>								
면 PICDEM <sup>TM</sup> 14A Demonstration Board		>																	
☐ PICDEM <sup>™</sup> 17 Demonstration B Board													>						
KEELoq® Evaluation Kit																	>		
KEELoa® Transponder Kit																	>		
e microlD™ Programmer's Kit																		>	
₫ 125 kHz microID™ Developer's Kit																		>	
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit																		~	
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit																		~	
MCP2510 CAN Developer's Kit																			>
* Contact the Microchip Technology In ** Contact Microchip Technology Inc. fo <sup>†</sup> Development tool is available on sel	nc. web s or avails lect devi	site at w ability da ices.	ww.micr tte.	ochip.cc	om for inf	ormation	on how 1	to use the	9 MPLAB	® ICD In	Circuit I	Debugg	er (DV16	4001) w	ith PIC16	SC62, 63,	64, 65, 7	2, 73, 74,	76, 77.

© 1997-2013 Microchip Technology Inc.

### 12.1 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)

PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial					
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage PIC16C5X-RC PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS	3.0 3.0 4.5 4.5		6.25 6.25 5.5 5.5	V V V V	
D002	Vdr	PIC16C5X-LP RAM Data Retention Voltage <sup>(1)</sup>	2.5	 1.5*	6.25 —	V V	Device in SLEEP Mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset		Vss		V	See Section 5.1 for details on Power-on Reset
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*		—	V/ms	See Section 5.1 for details on Power-on Reset
D010	IDD	Supply Current <sup>(2)</sup> PIC16C5X-RC <sup>(3)</sup> PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS PIC16C5X-HS PIC16C5X-LP		1.8 1.8 4.8 9.0 15	3.3 3.3 10 10 20 32	mA mA mA mA μA	Fosc = 4 MHz, VDD = $5.5V$ Fosc = 4 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = $32$ kHz, VDD = $3.0V$ , WDT disabled
D020	IPD	Power-down Current <sup>(2)</sup>		4.0 0.6	12 9	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

# 12.6 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS					
Т					
F	Frequency	T Time			
Lowe	ercase letters (pp) and their meanings:				
рр					
2	to	mc MCLR			
ck	CLKOUT	osc oscillator			
су	cycle time	os OSC1			
drt	device reset timer	t0 T0CKI			
io	I/O port	wdt watchdog timer			
Uppe	ercase letters and their meanings:				
S					
F	Fall	P Period			
Н	High	R Rise			
Ι	Invalid (Hi-impedance)	V Valid			
L	Low	Z Hi-impedance			

## FIGURE 12-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54/55/56/57



AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$							
Param No.	Symbol	Characteristic Min Typ† Max Units Condition							
1	Tosc	External CLKIN Period <sup>(1)</sup>	250			ns	XT OSC mode		
			100		—	ns	10 MHz mode		
			50		—	ns	HS OSC mode (Comm/Ind)		
			62.5		—	ns	HS OSC mode (Ext)		
			25		—	μS	LP OSC mode		
		Oscillator Period <sup>(1)</sup>	250	—	—	ns	RC OSC mode		
			250		10,000	ns	XT OSC mode		
			100		250	ns	10 MHz mode		
			50		250	ns	HS OSC mode (Comm/Ind)		
			62.5		250	ns	HS OSC mode (Ext)		
			25		—	μS	LP OSC mode		
2	Тсу	Instruction Cycle Time <sup>(2)</sup>	—	4/Fosc	—	—			
3	TosL,	Clock in (OSC1) Low or High	85*	—	—	ns	XT oscillator		
	TosH	Time	20*	—	—	ns	HS oscillator		
			2.0*		—	μS	LP oscillator		
4	TosR,	Clock in (OSC1) Rise or Fall	—	_	25*	ns	XT oscillator		
	TosF	Time	—	—	25*	ns	HS oscillator		
			—	—	50*	ns	LP oscillator		

#### TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

© 1997-2013 Microchip Technology Inc.



#### FIGURE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -PIC16C54/55/56/57

#### TABLE 12-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Symbol	Characteristic Min Typ† Max Units Conditio						
30	TmcL	MCLR Pulse Width (low)	100*	—	_	ns	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
34	Tioz	I/O Hi-impedance from MCLR Low		_	100*	ns		

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### **Timing Diagrams and Specifications** 13.6



#### **FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC16CR54A**

#### **TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A**

AC Characteristics		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \ \ for \ commercial \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \ \ for \ industrial \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ \ for \ extended \\ \end{array} $							
Param No.	Symbol	Characteristic Min Typ† Max Units Conditions							
	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC		4.0	MHz	XT osc mode		
			DC	—	4.0	MHz	HS osc mode (04)		
			DC	—	10	MHz	HS osc mode (10)		
			DC	—	20	MHz	HS osc mode (20)		
			DC	—	200	kHz	LP osc mode		
		Oscillator Frequency <sup>(1)</sup>	DC		4.0	MHz	RC OSC mode		
			0.1	—	4.0	MHz	XT OSC mode		
			4.0	—	4.0	MHz	HS OSC mode (04)		
			4.0	—	10	MHz	HS osc mode (10)		
			4.0	—	20	MHz	HS osc mode (20)		
			5.0	—	200	kHz	LP osc mode		

These parameters are characterized but not tested.

Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guid-† ance only and is not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

#### FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC16CR54A



#### TABLE 13-4: TIMER0 CLOCK REQUIREMENTS - PIC16CR54A

Standard Operating Conditions (unless otherwise specified)							d)		
AC Characteristics		octorictics	Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial						
	AC Characteristics		–40°C ≤ TA ≤ +85°C for industrial						
				$-40^{\circ}C \le$	TA ≤ +′	125°C	for exte	ended	
Param No.	Symbol		Characteristic	Min	Тур†	Max	Units	Conditions	
40	Tt0H	T0CKI High	Pulse Width						
			- No Prescaler	0.5 TCY + 20*	—	—	ns		
			- With Prescaler	10*		—	ns		
41	Tt0L	T0CKI Low	Pulse Width						
			- No Prescaler	0.5 TCY + 20*	—	—	ns		
			- With Prescaler	10*	_	—	ns		
42	Tt0P	T0CKI Perio	od	20 or <u>Tcy + 40</u> *		—	ns	Whichever is greater.	
				N				N = Prescale Value	
								(1, 2, 4,, 256)	

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



#### FIGURE 16-12: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 PF, 25°C)

FIGURE 16-13: MAXIMUM IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 PF, -40°C to +85°C)





#### FIGURE 16-17: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD





FIGURE 16-21: PORTA, B AND C IOH vs. VOH, VDD = 5V



# 17.0 ELECTRICAL CHARACTERISTICS - PIC16LC54A

### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	–55°C to +125°C
Storage temperature	–65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total power dissipation <sup>(1)</sup>	
Max. current out of Vss pin	150 mA
Max. current into Vod pin	100 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, Iк (Vi  < 0 or Vi  > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O (Port A, B or C)	50 mA
Max. output current sunk by a single I/O (Port A, B or C)	50 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VD	D-VOH) X IOH} + $\Sigma$ (VOL X IOL)

**†** NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 18.0 DEVICE CHARACTERIZATION - PIC16LC54A

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.



FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

#### TABLE 18-1: RC OSCILLATOR FREQUENCIES

Сехт	Rext	Average Fosc @ 5V, 25°C			
20 pF	3.3K	5 MHz	± 27%		
	5K	3.8 MHz	± 21%		
	10K	2.2 MHz	± 21%		
	100K	262 kHz	± 31%		
100 pF	3.3K	1.63 MHz	± 13%		
	5K	1.2 MHz	± 13%		
	10K	684 kHz	± 18%		
	100K	71 kHz	± 25%		
300 pF	3.3K	660 kHz	± 10%		
	5.0K	484 kHz	± 14%		
	10K	267 kHz	± 15%		
	100K	29 kHz	± 19%		

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from average value for VDD = 5V.

NOTES: