



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 12 |
| Program Memory Size | 1.5KB (1K x 12) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c56-hs-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 OSCILLATOR CONFIGURATIONS

4.1 Oscillator Types

PIC16C5Xs can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- 1. LP: Low Power Crystal
- 2. XT: Crystal/Resonator
- 3. HS: High Speed Crystal/Resonator
- 4. RC: Resistor/Capacitor

Note: Not all oscillator selections available for all parts. See Section 9.1.

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-1). The PIC16C5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 4-2).

FIGURE 4-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



FIGURE 4-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



TABLE 4-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS -PIC16C5X, PIC16CR5X

| Osc Type | Resonator Freq | Cap. Range C1 | Cap. Range C2 | | |
|-------------|-------------------|------------------|------------------|--|--|
| XT | 455 kHz | 68-100 pF | 68-100 pF | | |
| | 2.0 MHz | 15-33 pF | 15-33 pF | | |
| | 4.0 MHz | 10-22 pF | 10-22 pF | | |
| HS | 8.0 MHz | 10-22 pF | 10-22 pF | | |
| | 16.0 MHz | 10 pF | 10 pF | | |

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 4-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC16C5X. PIC16CR5X

| Osc Type | Crystal Freq | Cap.Range C1 | Cap. Range C2 | | |
|-------------|-----------------------------|-----------------|------------------|--|--|
| LP | 32 kHz ⁽¹⁾ 15 pF | | 15 pF | | |
| XT | 100 kHz | 15-30 pF | 200-300 pF | | |
| | 200 kHz | 15-30 pF | 100-200 pF | | |
| | 455 kHz | 15-30 pF | 15-100 pF | | |
| | 1 MHz | 15-30 pF | 15-30 pF | | |
| | 2 MHz | 15 pF | 15 pF | | |
| | 4 MHz | 15 pF | 15 pF | | |
| HS | 4 MHz | 15 pF | 15 pF | | |
| | 8 MHz | 15 pF | 15 pF | | |
| | 20 MHz | 15 pF | 15 pF | | |

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

Note: If you change from this device to another device, please verify oscillator characteristics in your application.

6.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers and General Purpose Registers.

The Special Function Registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16C54, PIC16CR54, PIC16C56 and PIC16CR56, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 6-4).

For the PIC16C55, the register file is composed of 8 Special Function Registers and 24 General Purpose Registers.

For the PIC16C57 and PIC16CR57, the register file is composed of 8 Special Function Registers, 24 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 6-5).

For the PIC16C58 and PIC16CR58, the register file is composed of 7 Special Function Registers, 25 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 6-6).

6.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR Register is described in Section 6.7.

FIGURE 6-4: PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56 REGISTER



6.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one, every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 6-7, Figure 6-8 and Figure 6-9).

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16C757, PIC16C58 and PIC16CR58, a page number must be supplied as well. Bit5 and bit6 of the STA-TUS Register provide page information to bit9 and bit10 of the PC (Figure 6-8 and Figure 6-9).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 6-7 and Figure 6-8).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PCL, ADDWF PCL, and BSF PCL, 5.

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16C58 and PIC16CR58, a page number again must be supplied. Bit5 and bit6 of the STA-TUS Register provide page information to bit9 and bit10 of the PC (Figure 6-8 and Figure 6-9).

| Note: | Because PC<8> is cleared in the CALL |
|-------|--|
| | instruction, or any modify PCL instruction, |
| | all subroutine calls or computed jumps are |
| | limited to the first 256 locations of any pro- |
| | gram memory page (512 words long). |

FIGURE 6-7: LOADING OF PC BRANCH INSTRUCTIONS - PIC16C54, PIC16CR54, PIC16C55




FIGURE 6-8:

LOADING OF PC BRANCH INSTRUCTIONS - PIC16C56/PIC16CR56





FIGURE 6-9:

LOADING OF PC BRANCH INSTRUCTIONS - PIC16C57/PIC16CR57, AND PIC16C58/ PIC16CR58



9.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits for the PIC16C54A, PIC16CR54A, PIC16C55A, PIC16C56A, PIC16CR56A, PIC16CR57C, PIC16CR57C, PIC16CR57C,

PIC16C58B, and PIC16CR58B devices (Register 9-1). One bit is for code protection for the PIC16C54, PIC16C55, PIC16C56 and PIC16C57 devices (Register 9-2).

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

REGISTER 9-1: CONFIGURATION WORD FOR PIC16C54A/CR54A/C54C/CR54C/C55A/C56A/ CR56A/C57C/CR57C/C58B/CR58B

| CP | CP | CP | CP | CP | CP | CP | CP | CP | WDTE | FOSC1 | FOSC0 |
|--------|----|----|----|----|----|----|----|----|------|-------|-------|
| bit 11 | | | | | | | | | | | bit 0 |

bit 11-3: CP: Code Protection Bit

- 1 = Code protection off
 - 0 =Code protection on
- bit 2: WDTE: Watchdog timer enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled

bit 1-0: FOSC1:FOSC0: Oscillator Selection Bit

- 00 = LP oscillator
- 01 = XT oscillator
- 10 = HS oscillator
- 11 = RC oscillator

Note 1: Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to determine how to access the configuration word.

| Legend: | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | 1 = bit is set | 0 = bit is cleared | x = bit is unknown | | |

9.3 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

9.3.1 SLEEP

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR/VPP pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level ($\overline{\text{MCLR}} = \text{VIH}$).

9.3.2 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. An external RESET input on MCLR/VPP pin.
- 2. A Watchdog Timer Time-out Reset (if WDT was enabled).

Both of these events cause a device RESET. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of device RESET. The $\overline{\text{TO}}$ bit is cleared if a WDT timeout occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked.

The WDT is cleared when the device wakes from SLEEP, regardless of the wake-up source.

9.4 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip does not recommend code pro- |
|-------|--|
| | tecting windowed devices. |

9.5 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '1's.

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

11.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

11.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

11.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

| | - - - - | 6 33 520 540 540 540 540 540 540 540 540 540 54 | мсь мс <i>в</i> |
|---|------------------|---|----------------------|
| MPLAB [®] C17 C complex I | > > > > | > | |
| MPLAB [®] C18 C compiler I | | · · · | |
| MPASN™ Assembler/ MPLNW™ Object Linker × | | × × | |
| MPLAB® (CE In-Circuit Emulator | > > > > | > > > > | × |
| ICEPIC ^M In-Circuit Emulator ✓ <t< th=""><th>× × ×</th><th></th><th></th></t<> | × × × | | |
| MPLAB® ICD In-Circuit ·· </th <th>></th> <th></th> <th></th> | > | | |
| PICSTART® Plus Entry Level <th< th=""><th></th><th>></th><th></th></th<> | | > | |
| PRO MATE® II · · · · · · · · · · · · · · · · · · · | > > > | > > | |
| PICDEMTW 1 Demonstration < | > > > | > > > > | ` |
| PICDEMTW 2 Demonstration | > | | |
| PICDEMTW 3 Demonstration PICDEMTW 3 Demonstration PICDEMTW 3 Demonstration PICDEMTW 14A Demonstration PICDE | ×+ | > | |
| PICDEM TM 14A Demonstration Board PICDEM TM 17 Demonstration Board KEELoa [®] Evaluation Kit KEELoa [®] Transponder Kit microlD TM Programmer's Kit 125 KHz microlD TM | * | | |
| | | | |
| | | > | |
| | | | |
| | | | > |
| | | | > |
| Developer's Kit | | | > |
| 125 kHz Anticollision microlD TM Developer's Kit | | | > |
| 13.56 MHz Anticollision microlD TM Developer's Kit | | | > |
| MCP2510 CAN Developer's Kit | | | × |

© 1997-2013 Microchip Technology Inc.

NOTES:




TABLE 12-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

| AC Char | acteristics | Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
|--------------|-------------|--|--------------|------|------|-------|--|--|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | | |
| 10 | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | _ | 15 | 30** | ns | | |
| 11 | TosH2ckH | OSC1↑ to CLKOUT↑ ⁽¹⁾ | _ | 15 | 30** | ns | | |
| 12 | TckR | CLKOUT rise time ⁽¹⁾ | | 5.0 | 15** | ns | | |
| 13 | TckF | CLKOUT fall time ⁽¹⁾ | — | 5.0 | 15** | ns | | |
| 14 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | | | 40** | ns | | |
| 15 | TioV2ckH | Port in valid before CLKOUT ⁽¹⁾ | 0.25 TCY+30* | _ | _ | ns | | |
| 16 | TckH2iol | Port in hold after CLKOUT ⁽¹⁾ | 0* | _ | _ | ns | | |
| 17 | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid ⁽²⁾ | _ | | 100* | ns | | |
| 18 | TosH2iol | OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | | ns | | |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns | | |
| 20 | TioR | Port output rise time ⁽²⁾ | — | 10 | 25** | ns | | |
| 21 | TioF | Port output fall time ⁽²⁾ | — | 10 | 25** | ns | | |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 12-1 for load conditions.

15.3 DC Characteristics: PIC16LV54A-02 (Commercial) PIC16LV54A-02I (Industrial)

| PIC16LV54A-02 PIC16LV54A-02I (Commercial, Industrial) | | | $ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array} $ | | | | | |
|---|-----------------------|---|--|---------------------------|------------------------|----------------------|--|--|
| Param No. | Symbol Characteristic | | Min | Тур† | Max | Units | conditions | |
| D001 | Vdd | Supply Voltage RC and XT modes | 2.0 | _ | 3.8 | V | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | — | V | Device in SLEEP mode | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | See Section 5.1 for details on Power-on Reset | |
| D004 | Svdd | VDD Rise Rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See Section 5.1 for details on Power-on Reset | |
| D010 | IDD | Supply Current⁽²⁾ RC ⁽³⁾ and XT modes LP mode, Commercial LP mode, Industrial | | 0.5 11 14 | 27 35 | mA μA μA | Fosc = 2.0 MHz, VDD = 3.0V Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled | |
| D020 | IPD | Power-down Current^(2,4) Commercial Commercial Industrial Industrial | | 2.5 0.25 3.5 0.3 | 12 4.0 14 5.0 | μΑ μΑ μΑ μΑ | VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled | |

These parameters are characterized but not tested.

- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 4: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection on wake-up from SLEEP mode or during initial power-up.




TABLE 15-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A

| AC CharacteristicsStandard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-20^{\circ}C \le TA \le +85^{\circ}C$ for industrial - PIC16LV54A-021 $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
|--|----------|---|--------------|------|------|-------|
| Param No. | Symbol | Characteristic | Min | Тур† | Мах | Units |
| 10 | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | — | 15 | 30** | ns |
| 11 | TosH2ckH | OSC1↑ to CLKOUT↑ ⁽¹⁾ | — | 15 | 30** | ns |
| 12 | TckR | CLKOUT rise time ⁽¹⁾ | — | 5.0 | 15** | ns |
| 13 | TckF | CLKOUT fall time ⁽¹⁾ | — | 5.0 | 15** | ns |
| 14 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | — | — | 40** | ns |
| 15 | TioV2ckH | Port in valid before CLKOUT ⁽¹⁾ | 0.25 TCY+30* | — | — | ns |
| 16 | TckH2iol | Port in hold after CLKOUT ⁽¹⁾ | 0* | — | — | ns |
| 17 | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid ⁽²⁾ | — | — | 100* | ns |
| 18 | TosH2iol | OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | — | ns |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns |
| 20 | TioR | Port output rise time ⁽²⁾ | — | 10 | 25** | ns |
| 21 | TioF | Port output fall time ⁽²⁾ | — | 10 | 25** | ns |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 15-1 for load conditions.




TABLE 15-4: TIMER0 CLOCK REQUIREMENTS - PIC16C54A

| | | Standard Operating | g Conditions (ur | nless o | therw | ise spe | ecified) | | |
|--|----------|------------------------|---|-------------|---------|----------|-----------------------|--|--|
| | | Operating Temperat | ature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial | | | | | | |
| 1 | AC Chara | octeristics | $-40^{\circ}C \le$ | $TA \le +8$ | 85°C fo | or indus | trial | | |
| $-20^{\circ}C \le TA \le +85^{\circ}C$ for industrial - PIC16LV54A | | | | | | | | | |
| | | | $-40^{\circ}C \le$ | Ta ≤ +1 | 25°C | for exte | ended | | |
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| 40 | Tt0H | T0CKI High Pulse Width | | | | | | | |
| | | - No Prescaler | 0.5 TCY + 20* | — | — | ns | | | |
| | | - With Prescaler | 10* | — | _ | ns | | | |
| 41 | Tt0L | T0CKI Low Pulse Width | | | | | | | |
| | | - No Prescaler | 0.5 TCY + 20* | — | — | ns | | | |
| | | - With Prescaler | 10* | — | _ | ns | | | |
| 42 | Tt0P | T0CKI Period | 20 or <u>TCY + 40</u> * | — | _ | ns | Whichever is greater. | | |
| | | | N | | | | N = Prescale Value | | |
| | | | | | | | (1, 2, 4,, 256) | | |

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



TABLE 16-2:INPUT CAPACITANCE FOR
PIC16C54A/C58A

| Pin | Typical Capacitance (pF) | | | | |
|-------------|--------------------------|----------|--|--|--|
| | 18L PDIP | 18L SOIC | | | |
| RA port | 5.0 | 4.3 | | | |
| RB port | 5.0 | 4.3 | | | |
| MCLR | 17.0 | 17.0 | | | |
| OSC1 | 4.0 | 3.5 | | | |
| OSC2/CLKOUT | 4.3 | 3.5 | | | |
| TOCKI | 3.2 | 2.8 | | | |

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 16-23: PORTA, B AND C IOL vs. VOL, VDD = 5V





| | ALVAUT AND VA TIMINA DEALUDENENTA DIALAASY DIALAADSY |
|-------------|--|
| IABLE 17-2: | CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X |

| AC Chara | acteristics | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$ | | | | | |
|--------------|-------------|--|--------------|------|------|-------|--|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | |
| 10 | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | _ | 15 | 30** | ns | |
| 11 | TosH2ckH | OSC1↑ to CLKOUT↑ ⁽¹⁾ | _ | 15 | 30** | ns | |
| 12 | TckR | CLKOUT rise time ⁽¹⁾ | — | 5.0 | 15** | ns | |
| 13 | TckF | CLKOUT fall time ⁽¹⁾ | — | 5.0 | 15** | ns | |
| 14 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | — | — | 40** | ns | |
| 15 | TioV2ckH | Port in valid before CLKOUT ⁽¹⁾ | 0.25 TCY+30* | — | _ | ns | |
| 16 | TckH2iol | Port in hold after CLKOUT ⁽¹⁾ | 0* | — | _ | ns | |
| 17 | TosH2ioV | OSC1 [↑] (Q1 cycle) to Port out valid ⁽²⁾ | — | — | 100* | ns | |
| 18 | TosH2iol | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | _ | ns | |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns | |
| 20 | TioR | Port output rise time ⁽²⁾ | _ | 10 | 25** | ns | |
| 21 | TioF | Port output fall time ⁽²⁾ | — | 10 | 25** | ns | |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Refer to Figure 17-5 for load conditions.




FIGURE 17-8: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X

TABLE 17-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X


| AC Charac | teristics | $\begin{array}{ll} \mbox{Standard Operating Conditions (u} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq \\ -40^{\circ}C \leq \\ -40^{\circ}C \leq \end{array}$ | TA ≤ +7 TA ≤ +8 | 0°C for 5°C for | commer industria | cial al | | | |
|--------------|-----------|---|--|--------------------|---------------------|------------|-------------------|--|--|
| Param No. | Symbol | Characteristic | Characteristic Min Typ† Max Units Conditions | | | | | | |
| 30 | TmcL | MCLR Pulse Width (low) | 1000* | | _ | ns | VDD = 5.0V | | |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) | | |
| 32 | Tdrt | Device Reset Timer Period | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) | | |
| 34 | Tioz | I/O Hi-impedance from MCLR Low | 100* | 300* | 1000* | ns | | | |

* These parameters are characterized but not tested.


† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1997-2013 Microchip Technology Inc.









© 1997-2013 Microchip Technology Inc.




FIGURE 18-17: PORTA, B AND C IOL vs. Vol, VDD = 3 V






FIGURE 19-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X-40

TABLE 19-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X-40

| AC Charac | teristics | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | ≤ + 70°0 | C (comr | nercial) | ified) | |
|--------------|-----------|--|-----------------|---------|----------|--------|-------------------|
| Param No. | | | | | | | Conditions |
| 30 | TmcL | MCLR Pulse Width (low) | 1000* | _ | _ | ns | VDD = 5.0V |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) |
| 32 | Tdrt | Device Reset Timer Period | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) |
| 34 | Tioz | I/O Hi-impedance from MCLR Low | 100* | 300* | 1000* | ns | |

* These parameters are characterized but not tested.


† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Package Marking Information (Cont'd)


18-Lead CERDIP Windowed

| | XXXXXXXX XXXXXXXX YYWWNNN |
|--|---------------------------------|
|--|---------------------------------|


28-Lead CERDIP Windowed



Example




Example



| Lege | end: XX? Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|------|---|---|
| Note | be carr | vent the full Microchip part number cannot be marked on one line, it will ied over to the next line, thus limiting the number of available ers for customer-specific information. |

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | INCHES* | | | MILLIMETERS | | | |
|--------------------------|-------|---------|------|------|-------------|--------|--------|--|
| Dimensio | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Number of Pins | n | | 20 | | | 20 | | |
| Pitch | р | | .026 | | | 0.65 | | |
| Overall Height | Α | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 | |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 | |
| Standoff § | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 | |
| Overall Width | Е | .299 | .309 | .322 | 7.59 | 7.85 | 8.18 | |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 | |
| Overall Length | D | .278 | .284 | .289 | 7.06 | 7.20 | 7.34 | |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 | |
| Lead Thickness | С | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 | |
| Foot Angle | ф | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 | |
| Lead Width | В | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 | |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 | |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 | |

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072