

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 12 |
| Program Memory Size | 1.5KB (1K x 12) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 6.25V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c56-lp-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Device Differences

| Device | Voltage Range | Oscillator Selection (Program) | Oscillator | Process Technology (Microns) | ROM Equivalent | MCLR Filter |
|------------|------------------|--------------------------------------|------------|------------------------------------|-------------------|----------------|
| PIC16C54 | 2.5-6.25 | Factory | See Note 1 | 1.2 | PIC16CR54A | No |
| PIC16C54A | 2.0-6.25 | User | See Note 1 | 0.9 | — | No |
| PIC16C54C | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR54C | Yes |
| PIC16C55 | 2.5-6.25 | Factory | See Note 1 | 1.7 | — | No |
| PIC16C55A | 2.5-5.5 | User | See Note 1 | 0.7 | — | Yes |
| PIC16C56 | 2.5-6.25 | Factory | See Note 1 | 1.7 | — | No |
| PIC16C56A | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR56A | Yes |
| PIC16C57 | 2.5-6.25 | Factory | See Note 1 | 1.2 | — | No |
| PIC16C57C | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR57C | Yes |
| PIC16C58B | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR58B | Yes |
| PIC16CR54A | 2.5-6.25 | Factory | See Note 1 | 1.2 | N/A | Yes |
| PIC16CR54C | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR56A | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR57C | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR58B | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Note: The table shown above shows the generic names of the PIC16C5X devices. For device varieties, please refer to Section 2.0.

2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are four device types, as indicated in the device number:

- 1. **C**, as in PIC16**C**54C. These devices have EPROM program memory and operate over the standard voltage range.
- LC, as in PIC16LC54A. These devices have EPROM program memory and operate over an extended voltage range.
- 3. **CR**, as in PIC16**CR**54A. These devices have ROM program memory and operate over the standard voltage range.
- 4. LCR, as in PIC16LCR54A. These devices have ROM program memory and operate over an extended voltage range.

2.1 UV Erasable Devices (EPROM)

The UV erasable versions offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's

PICSTART[®] Plus⁽¹⁾ and PRO MATE[®] programmers both support programming of the PIC16C5X. Third party programmers also are available. Refer to the Third Party Guide (DS00104) for a list of sources.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates, or small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

Note 1: PIC16LC54C and PIC16C54A devices require OSC2 not to be connected while programming with PICSTART[®] Plus programmer.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Production (SQTPSM) Devices

Microchip offers the unique programming service where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products. NOTES:

PIC16C5X

| RLF | Rotate Left f through Carry | | | | | | |
|--|---|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] RLF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | | | | | | |
| Operation: | See description below | | | | | | |
| Status Affected: | С | | | | | | |
| Encoding: | 0011 01df ffff | | | | | | |
| Description: | The contents of register 'f' are rotated one bit to the left through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example: | RLF REG1,0 | | | | | | |
| Before Instru REG1 C After Instruct | = 1110 0110 = 0 tion | | | | | | |
| REG1 W C | = 1110 0110 = 1100 1100 = 1 | | | | | | |

| RRF | Rotate Right f through Carry | | | | | | |
|--|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] RRF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$ | | | | | | |
| Operation: | See description below | | | | | | |
| Status Affected: | С | | | | | | |
| Encoding: | 0011 00df ffff | | | | | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example: | RRF REG1,0 | | | | | | |
| Before Instru REG1 C After Instruct | $= 1110 0110 \\ = 0$ | | | | | | |
| REG1 W C | = 1110 0110 = 0111 0011 = 0 | | | | | | |

| SLEEP | Enter SLEEP Mode | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] SLEEP | | | | | |
| Operands: | None | | | | | |
| Operation: | 00h \rightarrow WDT; 0 \rightarrow WDT prescaler; if assigned 1 \rightarrow TO; 0 \rightarrow PD | | | | | |
| Status Affected: | TO, PD | | | | | |
| Encoding: | 0000 0000 0011 | | | | | |
| Description: | Time-out status bit (TO) is set. The power-down status bit (PD) is cleared. The WDT and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more details. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example: | SLEEP | | | | | |

12.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial) PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

| рс сн | ARACTE | RISTICS | $\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$ | | | | |
|--------------|--------|--|---|-------------------------------|--|---|--|
| Param No. | Symbol | Characteristic/Device | Min | Тур† | Max | Units | Conditions |
| D030 | VIL | Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger) | Vss Vss Vss Vss Vss | | 0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD | >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> | Pin at hi-impedance PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP |
| D040 | Vih | Input High Voltage I/O ports I/O ports I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger) | 0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD | | VDD VDD VDD VDD VDD VDD VDD VDD | >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> | For all VDD ⁽⁴⁾ 4.0V < VDD ≤ 5.5V ⁽⁴⁾ VDD > 5.5V PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP |
| D050 | VHYS | Hysteresis of Schmitt Trigger inputs | 0.15 VDD* | — | — | V | |
| D060 | Ιι∟ | Input Leakage Current ^(1,2) I/O ports MCLR MCLR T0CKI OSC1 | -1 -5 -3 -3 | 0.5 — 0.5 0.5 0.5 | +1 +5 +3 +3 | μΑ μΑ μΑ μΑ | For VDD \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP |
| D080 | Vol | Output Low Voltage I/O ports OSC2/CLKOUT | | — | 0.6 0.6 | V V | IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC |
| D090 | Vон | Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT | Vdd – 0.7 Vdd – 0.7 | _ | | V V | IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC |

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- **Note 1:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 2: Negative current is defined as coming out of the pin.
 - **3:** For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 4: The user may use the better of the two specifications.

12.5 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | |
|--------------------|--------|--|--|------|------------|--------|--|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| D030 | VIL | Input Low Voltage | | | | | |
| | | I/O ports | Vss | — | 0.15 Vdd | V | Pin at hi-impedance |
| | | MCLR (Schmitt Trigger) | Vss | — | 0.15 Vdd | V | - |
| | | T0CKI (Schmitt Trigger) | Vss | _ | 0.15 VDD | V | |
| | | OSC1 (Schmitt Trigger) | Vss | _ | 0.15 VDD | V | PIC16C5X-RC only ⁽³⁾ |
| | | OSC1 (Schmitt Trigger) | Vss | — | 0.3 Vdd | V | PIC16C5X-XT, 10, HS, LP |
| D040 | Vih | Input High Voltage | | | | | |
| | | I/O ports | 0.45 Vdd | | Vdd | V | For all VDD ⁽⁴⁾ |
| | | I/O ports | 2.0 | — | Vdd | V | $4.0V < VDD \le 5.5V^{(4)}$ |
| | | I/O ports | 0.36 VDD | — | Vdd | V | VDD > 5.5 V |
| | | MCLR (Schmitt Trigger) | 0.85 Vdd | _ | Vdd | V | |
| | | T0CKI (Schmitt Trigger) | 0.85 Vdd | _ | Vdd | V | |
| | | OSC1 (Schmitt Trigger) | 0.85 Vdd | _ | Vdd | V | PIC16C5X-RC only ⁽³⁾ |
| | | OSC1 (Schmitt Trigger) | 0.7 Vdd | — | Vdd | V | PIC16C5X-XT, 10, HS, LP |
| D050 | VHYS | Hysteresis of Schmitt Trigger inputs | 0.15 Vdd* | _ | — | V | |
| D060 | lı∟ | Input Leakage Current (1,2) | | | | | For V DD ≤ 5.5 V : |
| | | I/O ports | -1 | 0.5 | +1 | μA | VSS \leq VPIN \leq VDD, pin at hi-impedance |
| | | MCLR | -5 | _ | _ | μA | VPIN = VSS + 0.25V |
| | | MCLR | _ | 0.5 | +5 | μA | VPIN = VDD |
| | | тоскі | -3 | 0.5 | +3 | μA | $VSS \leq VPIN \leq VDD$ |
| | | OSC1 | -3 | 0.5 | +3 | μA | $VSS \le VPIN \le VDD$, PIC16C5X-XT, 10, HS, LP |
| D080 | Vol | Output Low Voltage | | | | | |
| | | I/O ports OSC2/CLKOUT | _ | _ | 0.6 0.6 | V V | IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC |
| D090 | Vон | Output High Voltage⁽²⁾ I/O ports OSC2/CLKOUT | Vdd – 0.7 Vdd – 0.7 | | | V V | IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC |

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.

3: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

4: The user may use the better of the two specifications.

13.3 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

| DC CH | DC CHARACTERISTICS | | | $ \begin{array}{ c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise specified)} \\ \hline \textbf{Operating Temperature} & 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial} \\ \hline \end{array} $ | | | |
|--------------|--------------------|---|--|---|---|-----------------------|---|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| D030 | VIL | Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 | Vss Vss Vss Vss Vss | | 0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD | V V V V | Pin at hi-impedance RC mode only ⁽³⁾ XT, HS and LP modes |
| D040 | VIн | Input High Voltage I/O ports I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 | 2.0 0.6 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD | | VDD VDD VDD VDD VDD VDD VDD | V V V V V | VDD = 3.0V to 5.5V ⁽⁴⁾ Full VDD range ⁽⁴⁾ RC mode only ⁽³⁾ XT, HS and LP modes |
| D050 | VHYS | Hysteresis of Schmitt Trigger inputs | 0.15 VDD* | — | — | V | |
| D060 | lι∟ | Input Leakage Current ^(1,2) I/O ports | -1.0 | _ | +1.0 | μA | For VDD \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance |
| | | MCLR MCLR TOCKI OSC1 | -5.0 -3.0 -3.0 | — 0.5 0.5 0.5 | +5.0 +3.0 +3.0 | μΑ μΑ μΑ | $\label{eq:VPIN} \begin{array}{l} VPIN = VSS + 0.25V \\ VPIN = VDD \\ VSS \leq VPIN \leq VDD \\ VSS \leq VPIN \leq VDD, \\ XT, HS \text{and} LP \text{modes} \end{array}$ |
| D080 | Vol | Output Low Voltage I/O ports OSC2/CLKOUT | | _ | 0.5 0.5 | V V | IOL = 10 mA, VDD = 6.0 V IOL = 1.9 mA, VDD = 6.0 V, RC mode only |
| D090 | Vон | Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT | Vdd - 0.5 Vdd - 0.5 | _ | | V V | IOH = -4.0 mA, VDD = 6.0 V IOH = -0.8 mA, VDD = 6.0 V, RC mode only |

* These parameters are characterized but not tested.

- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 2: Negative current is defined as coming out of the pin.
 - **3:** For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 4: The user may use the better of the two specifications.

13.6 Timing Diagrams and Specifications



FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC16CR54A

TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A

| AC Chara | cteristics | -40 | $C \le TA$ $C \le TA$ | ess other ≤ +70°C ≤ +85°C ≤ +125°C | for com for indu | imercial strial | - | |
|--------------|------------|---|---|---|---------------------|--------------------|------------------|--|
| Param No. | Symbol | Characteristic | Characteristic Min Typ† Max Units Condition | | | | | |
| | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | _ | 4.0 | MHz | XT OSC mode | |
| | | | DC | — | 4.0 | MHz | HS osc mode (04) | |
| | | | DC | _ | 10 | MHz | HS osc mode (10) | |
| | | | DC | — | 20 | MHz | HS osc mode (20) | |
| | | | DC | _ | 200 | kHz | LP osc mode | |
| | | Oscillator Frequency ⁽¹⁾ | DC | | 4.0 | MHz | RC OSC mode | |
| | | | 0.1 | _ | 4.0 | MHz | XT osc mode | |
| | | | 4.0 | _ | 4.0 | MHz | HS osc mode (04) | |
| | | | 4.0 | _ | 10 | MHz | HS osc mode (10) | |
| | | | 4.0 | _ | 20 | MHz | HS osc mode (20) | |
| | | | 5.0 | — | 200 | kHz | LP osc mode | |

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.


FIGURE 14-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD
























17.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial) PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial) PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial) PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

| PIC16LC5X PIC16LCR5X (Commercial, Industrial) | | | | ard Ope ting Terr | • | | ions (unless otherwise specified) $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial |
|---|--------|-----------------------------------|------|--|-----------------------------------|----------------------|---|
| PIC16C5 PIC16CF (Comm | | | | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specifi}\\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for comme}\\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industried}\\ \end{array}$ | | | |
| Param No. | Symbol | Characteristic/Device | Min | Тур† | Max | Units | Conditions |
| | IPD | Power-down Current ⁽²⁾ | | | | | |
| D020 | | PIC16LC5X | | 0.25 0.25 1 | 2 3 5 | μΑ μΑ μΑ | VDD = 2.5V, WDT disabled, Commercial $VDD = 2.5V$, WDT disabled, Industrial $VDD = 2.5V$, WDT enabled, Commercial |
| | | | _ | 1.25 | 8 | μA | $V_{DD} = 2.5V, WDT$ enabled, Industrial |
| D020A | | PIC16C5X | | 0.25 0.25 1.8 2.0 4 | 4.0 5.0 7.0* 8.0* 12* | μΑ μΑ μΑ μΑ | VDD = 3.0V, WDT disabled, Commercial VDD = 3.0V, WDT disabled, Industrial VDD = 5.5V, WDT disabled, Commercial VDD = 5.5V, WDT disabled, Industrial VDD = 3.0V, WDT enabled, Commercial |
| | | | — | 4 | 14* | μA | VDD = 3.0V, WDT enabled, Industrial |
| | | | _ | 9.8 12 | 27* 30* | μΑ μΑ | VDD = 5.5V, WDT enabled, Commercial VDD = 5.5V, WDT enabled, Industrial |

Legend: Rows with standard voltage device data only are shaded for improved readability.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.

3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .

PIC16C5X

FIGURE 18-10: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF OSC1 INPUT (IN XT, HS AND LP MODES) vs. VDD











TABLE 18-2:INPUT CAPACITANCE

| Pin | Typical Capa | acitance (pF) |
|-------------|--------------|---------------|
| Pin | 18L PDIP | 18L SOIC |
| RA port | 5.0 | 4.3 |
| RB port | 5.0 | 4.3 |
| MCLR | 17.0 | 17.0 |
| OSC1 | 4.0 | 3.5 |
| OSC2/CLKOUT | 4.3 | 3.5 |
| тоскі | 3.2 | 2.8 |

All capacitance values are typical at 25° C. A part-to-part variation of ±25% (three standard deviations) should be taken into account.

PIC16C5X

FIGURE 19-1: PIC16C54C/C55A/C56A/C57C/C58B-40 VOLTAGE-FREQUENCY GRAPH, $0^{\circ}C \le T_A \le +70^{\circ}C$





- **2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.
- **3:** Operation between 20 to 40 MHz requires the following:
 - VDD between 4.5V. and 5.5V
 - OSC1 externally driven
 - OSC2 not connected
 - HS mode
 - Commercial temperatures

Devices qualified for 40 MHz operation have -40 designation (ex: PIC16C54C-40/P).

4: For operation between DC and 20 MHz, see Section 17.1.











TABLE 20-1: INPUT CAPACITANCE


| Pin | Typical Capacitance (pF) | | | | |
|-------------|--------------------------|----------|--|--|--|
| FIII | 18L PDIP | 18L SOIC | | | |
| RA port | 5.0 | 4.3 | | | |
| RB port | 5.0 | 4.3 | | | |
| MCLR | 17.0 | 17.0 | | | |
| OSC1 | 4.0 | 3.5 | | | |
| OSC2/CLKOUT | 4.3 | 3.5 | | | |
| тоскі | 3.2 | 2.8 | | | |

All capacitance values are typical at 25° C. A part-to-part variation of ±25% (three standard deviations) should be taken into account.



18-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | | INCHES* | | MILLIMETERS | | |
|----------------------------|----------|------|---------|------|-------------|-------|-------|
| Dimensior | n Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | А | .170 | .183 | .195 | 4.32 | 4.64 | 4.95 |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 |
| Standoff | A1 | .015 | .023 | .030 | 0.38 | 0.57 | 0.76 |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Ceramic Pkg. Width | E1 | .285 | .290 | .295 | 7.24 | 7.37 | 7.49 |
| Overall Length | D | .880 | .900 | .920 | 22.35 | 22.86 | 23.37 |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 |
| Upper Lead Width | B1 | .050 | .055 | .060 | 1.27 | 1.40 | 1.52 |
| Lower Lead Width | В | .016 | .019 | .021 | 0.41 | 0.47 | 0.53 |
| Overall Row Spacing § | eВ | .345 | .385 | .425 | 8.76 | 9.78 | 10.80 |
| Window Width | W1 | .130 | .140 | .150 | 3.30 | 3.56 | 3.81 |
| Window Length | W2 | .190 | .200 | .210 | 4.83 | 5.08 | 5.33 |

* Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-036

Drawing No. C04-010

28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | Units INCHES* | | | MILLIMETERS | | |
|----------------------------|-------|---------------|-------|-------|-------------|-------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 28 | | | 28 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .195 | .210 | .225 | 4.95 | 5.33 | 5.72 |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 |
| Standoff | A1 | .015 | .038 | .060 | 0.38 | 0.95 | 1.52 |
| Shoulder to Shoulder Width | Е | .595 | .600 | .625 | 15.11 | 15.24 | 15.88 |
| Ceramic Pkg. Width | E1 | .514 | .520 | .526 | 13.06 | 13.21 | 13.36 |
| Overall Length | D | 1.430 | 1.460 | 1.490 | 36.32 | 37.08 | 37.85 |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 |
| Upper Lead Width | B1 | .050 | .058 | .065 | 1.27 | 1.46 | 1.65 |
| Lower Lead Width | В | .016 | .020 | .023 | 0.41 | 0.51 | 0.58 |
| Overall Row Spacing § | eB | .610 | .660 | .710 | 15.49 | 16.76 | 18.03 |
| Window Diameter | W | .270 | .280 | .290 | 6.86 | 7.11 | 7.37 |

Sontolling Parameter
Significant Characteristic
JEDEC Equivalent: MO-103
Drawing No. C04-013

APPENDIX A: COMPATIBILITY

To convert code written for PIC16CXX to PIC16C5X, the user should take the following steps:

- 1. Check any CALL, GOTO or instructions that modify the PC to determine if any program memory page select operations (PA2, PA1, PA0 bits) need to be made.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any special function register page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to proper value for processor used.
- 6. Remove any use of the ADDLW, RETURN and SUBLW instructions.
- 7. Rewrite any code segments that use interrupts.

APPENDIX B: REVISION HISTORY

Revision KE (January 2013)

Added a note to each package outline drawing.