



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details


Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c57-hs-ss


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:







#### 6.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status and the page preselect bits for program memories larger than 512 words.

The STATUS Register can be the destination for any instruction, as with any other register. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not

writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS Register because these instructions do not affect the Z, DC or C bits from the STATUS Register. For other instructions which do affect STATUS Bits, see Section 10.0, Instruction Set Summary.

#### REGISTER 6-1: STATUS REGISTER (ADDRESS: 03h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	PA2	PA1	PA0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7:	PA2: This bit	unused at th	is time.							
		A2 bit as a ge with future pr		e read/write	bit is not recor	mmended, sir	nce this may a	affect upward		
bit 6-5:	PA<1:0>: Program page preselect bits (PIC16C56/CR56)(PIC16C57/CR57)(PIC16C58/CR58)									
	00 = Page 0 (000h - 1FFh) - PIC16C56/CR56, PIC16C57/CR57, PIC16C58/CR58									
	01 = Page 1 (200h - 3FFh) - PIC16C56/CR56, PIC16C57/CR57, PIC16C58/CR58 10 = Page 2 (400h - 5FFh) - PIC16C57/CR57, PIC16C58/CR58									
	10 = Page 2 (400n - 5FFn) - PIC 16C57/CR57, PIC 16C58/CR58 11 = Page 3 (600h - 7FFh) - PIC 16C57/CR57, PIC 16C58/CR58									
		Each page is 512 words. Using the PA<1:0> bits as general purpose read/write bits in devices which do not use them for program								
					affect upward					
bit 4:	TO: Time-ou			,	•					
		ver-up, CLRWI ime-out occur		, or sleep i	nstruction					
bit 3:	PD: Power-d	lown bit								
	•	ver-up or by tl ution of the SI								
bit 2:	Z: Zero bit									
		lt of an arithm It of an arithm								
bit 1:	DC: Digit car	ry/borrow bit	(for ADDWF a	nd SUBWF in	structions)					
	ADDWF									
		rom the 4th la rom the 4th la								
	SUBWF									
					did not occur					
		from the 4th								
bit 0:	-	row bit (for AI			F instructions		_			
	<b>ADDWF</b> 1 = A carry o	ocurred		orrow did n	ot occur	RRF or RLI		, respectively		
	$\pm = \pi \operatorname{carry} 0$	locurrou	/ · ·							

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

#### 6.5.1 PAGING CONSIDERATIONS – PIC16C56/CR56, PIC16C57/CR57 AND PIC16C58/CR58

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS Register will not be updated. Therefore, the next GOTO, CALL or modify PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA<1:0>).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxh on page 0 (assuming that PA<1:0> are clear).

To prevent this, the page preselect bits must be updated under program control.

#### 6.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the RESET vector).

The STATUS Register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the RESET vector location will automatically cause the program to jump to page 0.

#### 6.6 Stack

PIC16C5X devices have a 10-bit or 11-bit wide, two-level hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W Register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

For the RETLW instruction, the PC is loaded with the Top of Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC, therefore, paging is not an issue when returning from a subroutine.

#### 7.0 I/O PORTS

As with any other register, the I/O Registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

#### 7.1 PORTA

PORTA is a 4-bit I/O Register. Only the low order 4 bits are used (RA<3:0>). Bits 7-4 are unimplemented and read as '0's.

#### 7.2 PORTB

PORTB is an 8-bit I/O Register (PORTB<7:0>).

#### 7.3 PORTC

PORTC is an 8-bit I/O Register for PIC16C55, PIC16C57 and PIC16CR57.

PORTC is a General Purpose Register for PIC16C54, PIC16CR54, PIC16CR56, PIC16CR56, PIC16CS8 and PIC16CR58.

#### 7.4 TRIS Registers

The Output Driver Control Registers are loaded with the contents of the W Register by executing the TRIS f instruction. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance (input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

The TRIS Registers are "write-only" and are set (output drivers disabled) upon RESET.

TABLE 7-1:	SUMMARY OF PORT REGISTERS


#### Value on Value on Bit 4 Bit 3 Bit 1 Bit 0 MCLR and Address Name Bit 7 Bit 6 Bit 5 Bit 2 Power-On Reset WDT Reset TRIS N/A I/O Control Registers (TRISA, TRISB, TRISC) 1111 1111 1111 1111 05h PORTA RA3 RA2 RA1 RA0 \_ \_ \_ \_ xxxx \_ \_ \_ \_ uuuu PORTB 06h RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 XXXX XXXX uuuu uuuu 07h PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 XXXX XXXX uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', Shaded cells = unimplemented, read as '0'

#### 7.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 7-1. All ports may be used for both input and output operation. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

#### FIGURE 7-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN







#### FIGURE 8-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALER 1:2



#### TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	<u>Value</u> on MCLR and WDT Reset
01h	01h TMR0 Timer0 - 8-bit real-time clock/counter								xxxx xxxx	uuuu uuuu	
N/A	OPTION	_		TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells not used by Timer0.


#### TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

	- - - -	6 33 520 540 540 540 540 540 540 540 540 540 54	мсь мсв мсв
MPLAB <sup>®</sup> C17 C complex         I	> > > >	>	
MPLAB <sup>®</sup> C18 C compiler         I		· · ·	
MPASN™ Assembler/ MPLNW™ Object Linker         ×		× ×	
MPLAB® (CE In-Circuit Emulator	> > > >	> > > >	~
ICEPIC <sup>M</sup> In-Circuit Emulator       ✓ <t< th=""><th>× × ×</th><th></th><th></th></t<>	× × ×		
MPLAB® ICD In-Circuit         ·· </th <th>&gt;</th> <th></th> <th></th>	>		
PICSTART® Plus Entry Level <th< th=""><th></th><th>&gt;</th><th></th></th<>		>	
PRO MATE® II       · · · · · · · · · · · · · · · · · · ·	> > >	>	
PICDEMTW 1 Demonstration   <	> > >	> > > >	<b>`</b>
PICDEMTW 2 Demonstration	>		
PICDEMTW 3 Demonstration         PICDEMTW 3 Demonstration         PICDEMTW 3 Demonstration         PICDEMTW 14A Demonstration         PICDE	×+	>	
PICDEM <sup>TM</sup> 14A Demonstration Board PICDEM <sup>TM</sup> 17 Demonstration Board KEELoa <sup>®</sup> Evaluation Kit KEELoa <sup>®</sup> Transponder Kit microlD <sup>TM</sup> Programmer's Kit 125 KHz microlD <sup>TM</sup>	*		
		>	
			<ul> <li></li> </ul>
			>
			>
Developer's Kit			>
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit			>
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit			>
MCP2510 CAN Developer's Kit			×

© 1997-2013 Microchip Technology Inc.

NOTES:

#### 12.7 Timing Diagrams and Specifications



#### FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57

#### TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Chara	acteristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \\ \end{array} $						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC		4.0	MHz	XT OSC mode	
			DC	—	10	MHz	10 MHz mode	
			DC	_	20	MHz	HS osc mode (Comm/Ind)	
			DC	_	16	MHz	HS osc mode (Ext)	
			DC	—	40	kHz	LP osc mode	
		Oscillator Frequency <sup>(1)</sup>	DC	_	4.0	MHz	RC osc mode	
			0.1	_	4.0	MHz	XT OSC mode	
			4.0	_	10	MHz	10 MHz mode	
			4.0	—	20	MHz	HS OSC mode (Comm/Ind)	
			4.0	_	16	MHz	HS osc mode (Ext)	
			DC	—	40	kHz	LP osc mode	

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

**2:** Instruction cycle period (TCY) equals four times the input oscillator time base period.


### 13.5 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	ρS						
Т							
F	Frequency	T Time					
Lowe	Lowercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	ercase letters and their meanings:						
S							
F	Fall	P Period					
н	High	R Rise					
T	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

#### FIGURE 13-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16CR54A







#### FIGURE 14-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED











NOTES:

## PIC16C5X



FIGURE 16-9: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD






FIGURE 16-21: PORTA, B AND C IOH vs. VOH, VDD = 5V



# PIC16C5X








**2**: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency.

Please reference the Product Identification System section for the maximum rated speed of the parts.

#### 17.2 DC Characteristics: PIC16C54C/C55A/C56A/C57C/C58B-04E, 20E (Extended) PIC16CR54C/CR56A/CR57C/CR58B-04E, 20E (Extended)

PIC16C54C/C55A/C56A/C57C/C58B-04E, 20E PIC16CR54C/CR56A/CR57C/CR58B-04E, 20E (Extended)			Standard Operating Conditions (unless otherwise specifiedOperating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Symbol	ol Characteristic		I Characteristic		Characteristic		I Characteristic Min Typ† Ma		Max	Units	Conditions	
D001	Vdd	Supply Voltage	3.0 4.5		5.5 5.5		RC, XT, LP, and HS mode from 0 - 10 MHz from 10 - 20 MHz						
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode						
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset						
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 5.1 for details on Power-on Reset						
D010	IDD	Supply Current <sup>(2)</sup> XT and RC <sup>(3)</sup> modes HS mode	_	1.8 9.0	3.3 20	mA mA	Fosc = 4.0 MHz, Vdd = 5.5V Fosc = 20 MHz, Vdd = 5.5V						
D020	IPD	Power-down Current <sup>(2)</sup>		0.3 10 12 4.8 18 26	17 50* 60* 31* 68* 90*	μΑ μΑ μΑ μΑ μΑ μΑ	VDD = 3.0V, WDT disabled VDD = 4.5V, WDT disabled VDD = 5.5V, WDT disabled VDD = 3.0V, WDT enabled VDD = 4.5V, WDT enabled VDD = 5.5V, WDT enabled						

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

### 17.4 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	pS						
Т							
F	Frequency	T Time					
Lowe	Lowercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	ercase letters and their meanings:						
S							
F	Fall	P Period					
н	High	R Rise					
T	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

#### FIGURE 17-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS -PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B-04, 20



#### TABLE 17-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Characteristics		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \\ \end{array} $						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
2	Тсу	Instruction Cycle Time <sup>(2)</sup>	—	4/Fosc		—		
3	TosL, TosH	Clock in (OSC1) Low or High Time	50* 20*			ns ns	XT oscillator HS oscillator	
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	2.0*	_	 25*	μS ns	LP oscillator XT oscillator	
			_		25* 50*	ns ns	HS oscillator LP oscillator	

- \* These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1997-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769355

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.