



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6.25V
Data Converters	•
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c57-rc-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 1-1: PIC16C5X FAMILY OF DEVICES

Features	PIC16C54	PIC16CR54	PIC16C55	PIC16C56	PIC16CR56		
Maximum Operation Frequency	40 MHz	20 MHz	40 MHz	40 MHz	20 MHz		
EPROM Program Memory (x12 words)	512	—	512	1K	—		
ROM Program Memory (x12 words)	—	512	—	—	1K		
RAM Data Memory (bytes)	25	25	24	25	25		
Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0		
I/O Pins	12	12	20	12	12		
Number of Instructions	33	33	33	33	33		
Packages 18-pin DIP, 18-pin DIP, 28-pin DIP, 18-pin DIP, 18-pin DIP, SOIC; SOI							
All PIC <sup>®</sup> Family devices have Power-on Reset, selectable Watchdog Timer, selectable Code Protect and high I/O current capability.							

PIC16C58 Features **PIC16C57** PIC16CR57 PIC16CR58 Maximum Operation Frequency 20 MHz 40 MHz 40 MHz 20 MHz EPROM Program Memory (x12 words) 2K 2K \_\_\_\_ \_ ROM Program Memory (x12 words) 2K 2K \_ \_ RAM Data Memory (bytes) 72 72 73 73 Timer Module(s) TMR0 TMR0 TMR0 TMR0 I/O Pins 20 20 12 12 Number of Instructions 33 33 33 33 28-pin DIP, SOIC; 28-pin DIP, SOIC; 18-pin DIP, SOIC; 18-pin DIP, SOIC; Packages 28-pin SSOP 28-pin SSOP 20-pin SSOP 20-pin SSOP All PIC® Family devices have Power-on Reset, selectable Watchdog Timer, selectable Code Protect and high I/O current capability.



### FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

### 5.2 Device Reset Timer (DRT)

The Device Reset Timer (DRT) provides an 18 ms nominal time-out on RESET regardless of Oscillator mode used. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reached a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

### 5.3 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be RESET in the event of a brown-out.

To RESET PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 5-6, Figure 5-7 and Figure 5-8.





### FIGURE 5-7:

# EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

#### FIGURE 5-8:

#### EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both "active high and active low" RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

### 9.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits for the PIC16C54A, PIC16CR54A, PIC16CF54A, PIC16C55A, PIC16CF56A, PIC16CF56A, PIC16CF57C, PIC16CR57C,

PIC16C58B, and PIC16CR58B devices (Register 9-1). One bit is for code protection for the PIC16C54, PIC16C55, PIC16C56 and PIC16C57 devices (Register 9-2).

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

### REGISTER 9-1: CONFIGURATION WORD FOR PIC16C54A/CR54A/C54C/CR54C/C55A/C56A/ CR56A/C57C/CR57C/C58B/CR58B

CP	CP	CP	CP	CP	CP	CP	CP	CP	WDTE	FOSC1	FOSC0
bit 11											bit 0

bit 11-3: CP: Code Protection Bit

- 1 = Code protection off
  - 0 =Code protection on
- bit 2: WDTE: Watchdog timer enable bit
  - 1 = WDT enabled
  - 0 = WDT disabled

#### bit 1-0: FOSC1:FOSC0: Oscillator Selection Bit

- 00 = LP oscillator
- 01 = XT oscillator
- 10 = HS oscillator
- 11 = RC oscillator

## **Note 1:** Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to determine how to access the configuration word.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

NOTES:

# PIC16C5X

RLF	Rotate Left f through Carry							
Syntax:	[ <i>label</i> ] RLF f,d							
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$							
Operation:	See d	escript	ion be	elow				
Status Affected:	С							
Encoding:	0011	. 01	df	ffff				
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
Example:	RLF	REG	£1,0					
Before Instru REG1 C After Instruct	ction = = ion	1110 0	0110	0				
REG1	=	1110	0110	C				
W	=	1100	1100	C				
С	=	1						

RRF	Rotate Right f through Carry						
Syntax:	[ <i>label</i> ] RRF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d  \in  [0,1] \end{array}$						
Operation:	See description below						
Status Affected:	С						
Encoding:	0011 00df ffff						
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.						
Words:	1						
Cycles:	1						
Example:	RRF REG1,0						
Before Instru REG1 C	uction = 1110 0110 = 0						
REG1	= 1110 0110						
W C	= 0111 0011 = 0						

SLEEP	Enter SLEEP Mode						
Syntax:	[ <i>label</i> ] SLEEP						
Operands:	None						
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow \underline{W}DT \text{ prescaler; if assigned} \\ 1 \rightarrow \underline{TO;} \\ 0 \rightarrow \overline{PD} \end{array}$						
Status Affected:	TO, PD						
Encoding:	0000	0000	0011				
Description:	Time-out status bit (TO) is set. The power-down status bit (PD) is cleared. The WDT and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more						
Words:	1						
Cycles:	1						
Example:	SLEEP						

### 12.7 Timing Diagrams and Specifications



#### FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57

### TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

Standard Operating Conditions (unless otherwise specified)							ed)	
AC Characteristics		Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial						
		-40	)°C ≤ ]	TA ≤ <b>+</b> 85°	C for ind	ustrial		
		-40	)°C ≤ 1	「A ≤ +125	°C for ex	tended		
Param No.	Symbol	Characteristic Min Typ† Max Units Conditio						
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC		4.0	MHz	XT OSC mode	
			DC	—	10	MHz	10 MHz mode	
			DC	—	20	MHz	HS OSC mode (Comm/Ind)	
			DC	—	16	MHz	HS OSC mode (Ext)	
			DC	—	40	kHz	LP OSC mode	
		Oscillator Frequency <sup>(1)</sup>	DC	—	4.0	MHz	RC OSC mode	
			0.1	—	4.0	MHz	XT OSC mode	
			4.0	—	10	MHz	10 MHz mode	
			4.0	—	20	MHz	HS OSC mode (Comm/Ind)	
			4.0	—	16	MHz	HS OSC mode (Ext)	
			DC	_	40	kHz	LP osc mode	

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

**2:** Instruction cycle period (TCY) equals four times the input oscillator time base period.



### TABLE 12-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Char	acteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units		
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>	—	15	30**	ns		
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>	—	15	30**	ns		
12	TckR	CLKOUT rise time <sup>(1)</sup>	—	5.0	15**	ns		
13	TckF	CLKOUT fall time <sup>(1)</sup>	—	5.0	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	_	40**	ns		
15	TioV2ckH	Port in valid before CLKOUT <sup>(1)</sup>	0.25 TCY+30*	_	—	ns		
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	_	—	ns		
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(2)</sup>	—	_	100*	ns		
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	—	ns		
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns		
20	TioR	Port output rise time <sup>(2)</sup>	—	10	25**	ns		
21	TioF	Port output fall time <sup>(2)</sup>	_	10	25**	ns		

\* These parameters are characterized but not tested.

\*\* These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 12-1 for load conditions.

### 13.0 ELECTRICAL CHARACTERISTICS - PIC16CR54A

### Absolute Maximum Ratings(†)

Ambient Temperature under bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss <sup>(1)</sup>	0 to +14V
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)
Total power dissipation <sup>(2)</sup>	
Max. current out of Vss pin	150 mA
Max. current into Vod pin	50 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, Iık (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O port (PORTA or B)	40 mA
Max. output current sunk by a single I/O port (PORTA or B)	50 mA

- **Note 1:** Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA may cause latch-up. Thus, a series resistor of 50 to 100  $\Omega$  should be used when applying a low level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to Vss.
  - **2:** Power Dissipation is calculated as follows: PDIS = VDD x {IDD  $\sum$  IOH} +  $\sum$  {(VDD-VOH) x IOH} +  $\sum$ (VOL x IOL)

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 13.3 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

DC CH	ARACTE	RISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD	> > > > >	Pin at hi-impedance RC mode only <sup>(3)</sup> XT, HS and LP modes	
D040	Vih	Input High Voltage I/O ports I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	2.0 0.6 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD		VDD VDD VDD VDD VDD VDD	V V V V V	VDD = 3.0V to 5.5V <sup>(4)</sup> Full VDD range <sup>(4)</sup> RC mode only <sup>(3)</sup> XT, HS and LP modes	
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 Vdd*	_	_	V		
D060	lı∟	Input Leakage Current <sup>(1,2)</sup> I/O ports	-1.0	_	+1.0	μA	For VDD $\leq$ 5.5V: VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance	
		MCLR MCLR TOCKI OSC1	-5.0  -3.0 -3.0	 0.5 0.5 0.5		μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V$ $VPIN = VDD$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$ $XT, HS and LP modes$	
D080	Vol	Output Low Voltage I/O ports OSC2/CLKOUT		_	0.5 0.5	V V	IOL = 10  mA,  VDD = 6.0  V IOL = 1.9  mA,  VDD = 6.0  V, RC mode only	
D090	Vон	Output High Voltage <sup>(2)</sup> I/O ports OSC2/CLKOUT	Vdd – 0.5 Vdd – 0.5	_		V V	IOH = -4.0  mA,  VDD = 6.0  V IOH = -0.8  mA,  VDD = 6.0  V, RC mode only	

\* These parameters are characterized but not tested.

- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
  - 2: Negative current is defined as coming out of the pin.
  - **3:** For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
  - 4: The user may use the better of the two specifications.

### 15.0 ELECTRICAL CHARACTERISTICS - PIC16C54A

Absolute Maximum Ratings <sup>(†)</sup>	
Ambient temperature under bias	–55°C to +125°C
Storage temperature	–65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total power dissipation <sup>(1)</sup>	
Max. current out of Vss pin	150 mA
Max. current into VDD pin	100 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	
Max. output current sourced by a single I/O port (PORTA or B)	
Max. output current sunk by a single I/O port (PORTA or B)	50 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH	$+ \sum \{(VDD-VOH) \times IOH\} + \sum (VOL \times IOL)$

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







### 17.4 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS							
Т							
F	Frequency	T Time					
Lowe	Lowercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	Uppercase letters and their meanings:						
S							
F	Fall	P Period					
н	High	R Rise					
I	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

### FIGURE 17-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS -PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B-04, 20











### 19.0 ELECTRICAL CHARACTERISTICS - PIC16LC54C 40MHz

### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	–55°C to +125°C
Storage temperature	–65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total power dissipation <sup>(1)</sup>	
Max. current out of Vss pin	
Max. current into Vod pin	
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	
Max. output current sourced by a single I/O (Port A, B or C)	
Max. output current sunk by a single I/O (Port A, B or C)	
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VI	DD-VOH) x IOH} + $\Sigma$ (VOL x IOL)

**†** NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### **19.3 Timing Parameter Symbology and Load Conditions**

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS							
Т							
F	Frequency	T Time					
Lowe	Lowercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	Uppercase letters and their meanings:						
S							
F	Fall	P Period					
Н	High	R Rise					
Ι	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

### FIGURE 19-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS -PIC16C54C/C55A/C56A/C57C/C58B-40



### 20.0 DEVICE CHARACTERIZATION - PIC16LC54C 40MHz

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.





© 1997-2013 Microchip Technology Inc.

### 18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	ß	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

n

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

### 28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.195	.210	.225	4.95	5.33	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.038	.060	0.38	0.95	1.52
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter	W	.270	.280	.290	6.86	7.11	7.37

Sontolling Parameter
 Significant Characteristic
 JEDEC Equivalent: MO-103
 Drawing No. C04-013

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	· <u>xx x</u>	<u>/xx</u>	<u>xxx</u>	Examples:
Device	Frequency Temperatu Range/OSC Range Type	e Package	Pattern	<ul> <li>a) PIC16C55A - 04/P 301 = Commercial Temp., PDIP package, 4 MHz, standard VDD limits, QTP pattern #301</li> <li>b) PIC16I C5C _ 04/ISO ladustrial Temp. SOIC</li> </ul>
Device Frequency Range/ Oscillator Type	PIC16C54         PIC16C55           PIC16C54A         PIC16C5           PIC16CR54A         PIC16C5           PIC16C55         PIC16C5           PIC16C55         PIC16C5           PIC16C56         PIC16C5           PIC16C56A         PIC16C5           PIC16C55         PIC16C5           PIC16C56         PIC16C56           PIC16C57         PIC16C57           PIC16C57C         PIC16C57           PIC16C57C         PIC16C57           PIC16C57C         PIC16C57           PIC16C57B         PIC16C57           PIC16C57C         PIC16C57           PIC16C58B         PIC16C57           PIC16C58B	$\begin{array}{c} 4T^{(2)} \\ 4AT^{(2)} \\ 54AT^{(2)} \\ 54CT^{(2)} \\ 54CT^{(2)} \\ 55T^{(2)} \\ 55T^{(2)} \\ 56AT^{(2)} \\ 56AT^{(2)} \\ 56AT^{(2)} \\ 77C1^{(2)} \\ 57CT^{(2)} \\ 57CT^{(2)} \\ 58BT^{(2)} \end{array}$		<ul> <li>b) Fischer of the Set for the Set and the Set of the Set and the Set of the Set and the Set of the Set and the Set and the Set of the Set and the Set and</li></ul>
	<ul> <li>XT Standard Crystal/Resonatc</li> <li>High Speed Crystal</li> <li>200 KHz (LP) or 2 MHz (X'</li> <li>200 KHz (LP) or 4 MHz (X'</li> <li>200 KHz (LP) or 4 MHz (X'</li> <li>10 MHz (HS only)</li> <li>20 20 MHz (HS only)</li> <li>40 MHz (HS only)</li> <li>40 MHz (HS only)</li> <li>40 MHz (HS only)</li> <li>50 xo scillator type for JW pi</li> <li>*RC/LP/XT/HS are for 16C54/55</li> <li>-02 is available for 16LV54A onl</li> <li>-40 is available for 16C54C/55A</li> </ul>	and RC) and RC) ckages <sup>(3)</sup> /56/57 devices onl / or all other device: 56A/57C/58B devi	ly s ices only	<ul> <li>programmed to any device configura- tion. JW Devices meet the electrical requirements of each oscillator type, including LC devices.</li> <li>4: b = Blank</li> </ul>
Temperature Range	$b^{(4)} = 0^{\circ}C \text{ to } +70^{\circ}C \\ I = -40^{\circ}C \text{ to } +85^{\circ}C \\ E = -40^{\circ}C \text{ to } +125^{\circ}C \\ \end{array}$			
Package	S       =       Die in Waffle Pack         JW       =       28-pin 600 mil/18-pin         DIP(3)       P       =       28-pin 600 mil/18-pin         SO       =       300 mil SOIC       SS         SS       =       209 mil SSOP       SP         SP       =       28-pin 300 mil Skinny         *See Section 21 for additional p       *	300 mil windowed 300 mil PDIP PDIP ackage information	I CER-	
Pattern	QTP, SQTP, ROM code (factory Requirements. Blank for OTP and	specified) or Spec d Windowed devic	ial ces.	

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)