E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6.25V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c57-rci-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

NOTES:

6.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 6-1).

The Special Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Details on Page
N/A	TRIS	I/O Cont	rol Regis	ters (TRIS	SA, TRIS	B, TRISC	;)			1111 1111	35
N/A	OPTION	Contains	s control b	oits to cor	figure Ti	mer0 and	Timer0/V	VDT pres	caler	11 1111	30
00h	INDF	Uses co	ntents of	FSR to ac	ddress da	ata memo	ory (not a	physical ı	egister)	XXXX XXXX	32
01h	TMR0	Timer0	Timer0 Module Register							XXXX XXXX	38
02h ⁽¹⁾	PCL	Low ord	er 8 bits c	of PC						1111 1111	31
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	29
04h	FSR	Indirect	Indirect data memory address pointer							1xxx xxxx (3)	32
05h	PORTA	—	—	—	—	RA3	RA2	RA1	RA0	xxxx	35
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	35
07h ⁽²⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	35

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 6.5 for an explanation of how to access these bits.

2: File address 07h is a General Purpose Register on the PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16CR58 and PIC16CR58.

3: These values are valid for PIC16C57/CR57/C58/CR58. For the PIC16C54/CR54/C55/C56/CR56, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.

6.4 **OPTION Register**

The OPTION Register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W Register will be transferred to the OPTION Register. A RESET sets the OPTION<5:0> bits.

REGISTER 6-2: OPTION REGISTER

U-0	U-0	W-1	W-1	W-1	W-1	W-1	W-1
_	_	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

- bit 7-6: Unimplemented: Read as '0'
- bit 5: **TOCS**: Timer0 clock source select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKOUT)
- bit 4: **TOSE**: Timer0 source edge select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3: **PSA**: Prescaler assignment bit
 - 1 = Prescaler assigned to the WDT
 - 0 = Prescaler assigned to Timer0

bit 2-0: **PS<2:0>:** Prescaler rate select bits

Bit Value	Timer0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1:256	1:128

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

BSF	Bit Set f						
Syntax:	[label] BSF f,b						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	0101	bbbf	ffff				
Description:	Bit 'b' in ı	register 'f'	is set.				
Words:	1						
Cycles:	1						
Example:	BSF	FLAG_RE	G, 7				
Before Instruction FLAG_REG = 0x0A After Instruction							
FLAG_F	REG = 0	IXOA					

BTFSC	Bit Test f, Skip if Clear								
Syntax:	[label] BTFSC f,b								
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$								
Operation:	skip if $(f < b >) = 0$								
Status Affected:	None								
Encoding:	0110 bbbf ffff								
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction.								
Words:	1								
Cycles:	1(2)								
Example:	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •								
Before Instru	uction								
PC After Instruct if FLAG PC if FLAG PC	<pre><1> = 0, = address (TRUE);</pre>								

BTFSS	Bit Test f, Skip if Set									
Syntax:	[label]	[label] BTFSS f,b								
Operands:	$0 \leq f \leq 31$									
	0 ≤ b < 7									
Operation:	skip if (f<	:b>) = 1								
Status Affected:	None									
Encoding:	0111	bbbf	ffff							
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction.									
Words:	1									
Cycles:	1(2)									
Example:	HERE FALSE TRUE	FALSE GOTO PROCESS_CODI								
Before Inst	ruction									
PC After Instru	=	addres	SS (HERE)							
After Instru If FLAG PC if FLAG	<1> =	0, addres 1,	SS (FALSE);							
PC	addres	SS (TRUE)								

11.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

11.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCUs.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

11.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

11.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

11.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.7 Timing Diagrams and Specifications




FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57

TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Chara	acteristics							
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC		4.0	MHz	XT OSC mode	
			DC	—	10	MHz	10 MHz mode	
			DC	_	20	MHz	HS osc mode (Comm/Ind)	
			DC	_	16	MHz	HS osc mode (Ext)	
			DC	—	40	kHz	LP osc mode	
		Oscillator Frequency ⁽¹⁾	DC	_	4.0	MHz	RC osc mode	
			0.1	_	4.0	MHz	XT OSC mode	
			4.0	_	10	MHz	10 MHz mode	
			4.0	—	20	MHz	HS OSC mode (Comm/Ind)	
			4.0	_	16	MHz	HS osc mode (Ext)	
			DC	—	40	kHz	LP osc mode	

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

13.3 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD	V V V V	Pin at hi-impedance RC mode only ⁽³⁾ XT, HS and LP modes	
D040	VIн	Input High Voltage I/O ports I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	2.0 0.6 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V	VDD = 3.0V to 5.5V ⁽⁴⁾ Full VDD range ⁽⁴⁾ RC mode only ⁽³⁾ XT, HS and LP modes	
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 VDD*	—	—	V		
D060	lι∟	Input Leakage Current ^(1,2) I/O ports	-1.0	_	+1.0	μA	For VDD \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance	
		MCLR MCLR TOCKI OSC1	-5.0 -3.0 -3.0	— 0.5 0.5 0.5	 +5.0 +3.0 +3.0	μΑ μΑ μΑ	$\label{eq:VPIN} \begin{array}{l} VPIN = VSS + 0.25V \\ VPIN = VDD \\ VSS \leq VPIN \leq VDD \\ VSS \leq VPIN \leq VDD, \\ XT, HS \text{and} LP \text{modes} \end{array}$	
D080	Vol	Output Low Voltage I/O ports OSC2/CLKOUT		_	0.5 0.5	V V	IOL = 10 mA, VDD = 6.0 V IOL = 1.9 mA, VDD = 6.0 V, RC mode only	
D090	Vон	Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT	Vdd - 0.5 Vdd - 0.5	_		V V	IOH = -4.0 mA, VDD = 6.0 V IOH = -0.8 mA, VDD = 6.0 V, RC mode only	

* These parameters are characterized but not tested.

- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 2: Negative current is defined as coming out of the pin.
 - **3:** For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 4: The user may use the better of the two specifications.

15.1 DC Characteristics: PIC16C54A-04, 10, 20 (Commercial) PIC16C54A-04I, 10I, 20I (Industrial) PIC16LC54A-04 (Commercial) PIC16LC54A-04I (Industrial)

PIC16LC54A-04 PIC16LC54A-04I (Commercial, Industrial)				$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$					
PIC16C54A-04, 10, 20 PIC16C54A-04I, 10I, 20I (Commercial, Industrial)			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$						
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions		
	IPD	Power-down Current ⁽²⁾							
D006		PIC16LC5X		2.5 0.25 2.5 0.25	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled, Commercial VDD = 2.5V, WDT disabled, Commercial VDD = 2.5V, WDT enabled, Industrial VDD = 2.5V, WDT disabled, Industrial		
D006A		PIC16C5X		4.0 0.25 5.0 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, Commercial VDD = 3.0V, WDT disabled, Commercial VDD = 3.0V, WDT enabled, Industrial VDD = 3.0V, WDT disabled, Industrial		

Legend: Rows with standard voltage device data only are shaded for improved readability.

* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .




TABLE 15-4: TIMER0 CLOCK REQUIREMENTS - PIC16C54A


Standard Operating Conditions (unless otherwise specified)									
		Operating Temperat	$ \text{ Ire } \qquad 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial} $						
1	AC Chara	octeristics	$-40^{\circ}C \le$	$TA \le +8$	85°C fo	or indus	trial		
			$-20^{\circ}C \le$	TA ≤ +8	85°C fc	or indus	trial - PIC16LV54A-02I		
			$-40^{\circ}C \le$	Ta ≤ +1	25°C	for exte	ended		
Param No.	Symbol	Characteristic Min Typ† Max Units Conditions							
40	Tt0H	T0CKI High Pulse Width							
		- No Prescaler	0.5 TCY + 20*	—	—	ns			
		- With Prescaler	10*	—	_	ns			
41	Tt0L	T0CKI Low Pulse Width							
		- No Prescaler	0.5 TCY + 20*	—	—	ns			
		- With Prescaler	10*	—	_	ns			
42	Tt0P	T0CKI Period	20 or <u>TCY + 40</u> *	—	_	ns	Whichever is greater.		
			N				N = Prescale Value		
							(1, 2, 4,, 256)		

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C5X








2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency.

Please reference the Product Identification System section for the maximum rated speed of the parts.

17.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial) PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial) PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial) PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

PIC16LC5X PIC16LCR5X (Commercial, Industrial)				$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array} $					
PIC16C5X PIC16CR5X (Commercial, Industrial)				Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercia $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic/Device	Min Typ† Max Units Conditions				Conditions		
	IDD	Supply Current ^(2,3)							
D010		PIC16LC5X		0.5	2.4	mA	Fosc = 4.0 MHz, VDD = 5.5V, XT and		
			—	11	27	μA	RC modes		
							FOSC = 32 kHz, VDD = 2.5 V, LP mode,		
			_	14	35	μA	Commercial Fosc = 32 kHz, VDD = 2.5V, LP mode,		
							Industrial		
D010A		PIC16C5X	_	1.8	2.4	mA	Fosc = 4 MHz, VDD = 5.5V, XT and RC		
				2.6 4.5	3.6* 16	mA mA	modes Fosc = 10 MHz, VDD = 3.0V, HS mode		
				4.5	32	μA	FOSC = 20 MHz, VDD = 3.00, HS mode FOSC = 20 MHz, VDD = 5.5V, HS mode		
				14	52	μΛ	FOSC = 32 kHz, VDD = 3.3 V, HS mode		
			_	17	40	μA	Commercial		
							Fosc = 32 kHz, VDD = 3.0V, LP mode, Industrial		

Legend: Rows with standard voltage device data only are shaded for improved readability.

* These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .

17.5 Timing Diagrams and Specifications




FIGURE 17-6: EXTERNAL CLOCK TIMING - PIC16C5X, PIC16CR5X

TABLE 17-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Characteristic Min Typ† Max Units Conditions							
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	4.0	MHz	XT osc mode			
			DC	—	4.0	MHz	HS osc mode (04)			
			DC	—	20	MHz	HS osc mode (20)			
			DC	—	200	kHz	LP OSC mode			
		Oscillator Frequency ⁽¹⁾	DC	—	4.0	MHz	RC osc mode			
			0.45	—	4.0	MHz	XT OSC mode			
			4.0	—	4.0	MHz	HS osc mode (04)			
			4.0	—	20	MHz	HS osc mode (20)			
			5.0		200	kHz	LP OSC mode			
1	Tosc	External CLKIN Period ⁽¹⁾	250	—	—	ns	XT osc mode			
			250	—	—	ns	HS osc mode (04)			
			50	—	—	ns	HS osc mode (20)			
			5.0		—	μS	LP osc mode			
		Oscillator Period ⁽¹⁾	250	—	—	ns	RC osc mode			
			250	—	2,200	ns	XT osc mode			
			250	—	250	ns	HS osc mode (04)			
			50	—	250	ns	HS osc mode (20)			
			5.0	—	200	μS	LP OSC mode			

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

18.0 DEVICE CHARACTERIZATION - PIC16LC54A

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.




FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 18-1: RC OSCILLATOR FREQUENCIES

Сехт	Rext		rage 5V, 25°C
20 pF	3.3K	5 MHz	± 27%
	5K	3.8 MHz	± 21%
	10K	2.2 MHz	± 21%
	100K	262 kHz	± 31%
100 pF	3.3K	1.63 MHz	± 13%
	5K	1.2 MHz	± 13%
	10K	684 kHz	± 18%
	100K	71 kHz	± 25%
300 pF	3.3K	660 kHz	± 10%
	5.0K	484 kHz	± 14%
	10K	267 kHz	± 15%
	100K	29 kHz	± 19%

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

19.4 **Timing Diagrams and Specifications**




FIGURE 19-3: EXTERNAL CLOCK TIMING - PIC16C5X-40

EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X-40 TABLE 19-1:

AC Characteristics		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial							
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions		
	Fosc	External CLKIN Frequency ⁽¹⁾	20	_	40	MHz	HS osc mode		
1	Tosc	External CLKIN Period ⁽¹⁾	25	_	_	ns	HS OSC mode		
2	Тсу	Instruction Cycle Time ⁽²⁾	_	4/Fosc	_	—			
3	TosL, TosH	Clock in (OSC1) Low or High Time	6.0*	_	_	ns	HS oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	_	6.5*	ns	HS oscillator		

- * These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

 - 2: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 19-6: TIMER0 CLOCK TIMINGS - PIC16C5X-40




TABLE 19-4: TIMER0 CLOCK REQUIREMENTS PIC16C5X-40

AC CharacteristicsStandard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial							,
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width					
		- No Prescaler	0.5 Tcy + 20*	—		ns	
		- With Prescaler	10*		—	ns	
41	Tt0L	T0CKI Low Pulse Width					
		- No Prescaler	0.5 TCY + 20*	—		ns	
		- With Prescaler	10*	_	—	ns	
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

21.0 PACKAGING INFORMATION

21.1 Package Marketing Information


18-Lead PDIP



28-Lead Skinny PDIP (.300")



28-Lead PDIP (.600")



18-Lead SOIC



28-Lead SOIC




20-Lead SSOP



28-Lead SSOP






Example



Example



Example



Example



Example





Example




28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging







	Units		INCHES*		M	IILLIMETERS	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	φ	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052

PIC16C5X

INDEX

Α

Absolute Maximum Ratings
PIC16C54/55/56/5767
PIC16C54A 103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40 155
PIC16CR54A79
ADDWF
ALU
ANDLW
ANDWF51
Applications5
Architectural Overview
Assembler
MPASM Assembler 61

в

Block Diagram	
On-Chip Reset Circuit	
PIC16C5X Series	
Timer0	
TMR0/WDT Prescaler	41
Watchdog Timer	
Brown-Out Protection Circuit	
BSF	
BTFSC	
BTFSS	

С

CALL	31, 53
Carry (C) bit	
Clocking Scheme	
CLRF	53
CLRW	53
CLRWDT	53
CMOS Technology	1
Code Protection	43, 47
COMF	54
Compatibility	
Configuration Bits	

D

Data Memory Organization
PIC16C54/55/56/57
Commercial
Extended70, 72
Industrial69, 71
PIC16C54A
Commercial104, 109
Extended106, 109
Industrial 104, 109
PIC16C54C/C55A/C56A/C57C/C58B-40
Commercial157, 158
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B
Commercial134, 138
Extended137, 138
Industrial134, 138
PIC16CR54A
Commercial

Extended	82, 84
Industrial	80, 83
PIC16LV54A	
Commercial	108, 109
Industrial	108, 109
DECF	54
DECFSZ	54
Development Support	61
Device Characterization	
PIC16C54/55/56/57/CR54A	91
PIC16C54A	117
PIC16C54C/C55A/C56A/C57C/C58B-40	165
Device Reset Timer (DRT)	23
Device Varieties	7
Digit Carry (DC) bit	
DRT	23

Ε

Electrical Specifications
PIC16C54/55/56/57 67
PIC16C54A103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40155
PIC16CR54A 79
Errata
External Power-On Reset Circuit 21

F

Family of Devices	
PIC16C5X	
FSR Register	
Value on reset	

G

General Purpose Registers	
Value on reset	20
GOTO 31	, 55

Н

High-Performance RISC CPU	
---------------------------	--

ī

•	
I/O Interfacing	35
I/O Ports	35
I/O Programming Considerations	36
ICEPIC In-Circuit Emulator	62
ID Locations	43, 47
INCF	55
INCFSZ	55
INDF Register	33
Value on reset	20
Indirect Data Addressing	33
Instruction Cycle	
Instruction Flow/Pipelining	13
Instruction Set Summary	49
IORLW	56
IORWF	56
к	

KeeLoq Evaluation and Programming Tools 64

Loading of PC	3	,	1	
---------------	---	---	---	--

L