

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	3KB (2K x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	73 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c58b-20-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are four device types, as indicated in the device number:

- 1. **C**, as in PIC16**C**54C. These devices have EPROM program memory and operate over the standard voltage range.
- LC, as in PIC16LC54A. These devices have EPROM program memory and operate over an extended voltage range.
- 3. **CR**, as in PIC16**CR**54A. These devices have ROM program memory and operate over the standard voltage range.
- 4. LCR, as in PIC16LCR54A. These devices have ROM program memory and operate over an extended voltage range.

## 2.1 UV Erasable Devices (EPROM)

The UV erasable versions offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's

PICSTART<sup>®</sup> Plus<sup>(1)</sup> and PRO MATE<sup>®</sup> programmers both support programming of the PIC16C5X. Third party programmers also are available. Refer to the Third Party Guide (DS00104) for a list of sources.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates, or small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

Note 1: PIC16LC54C and PIC16C54A devices require OSC2 not to be connected while programming with PICSTART<sup>®</sup> Plus programmer.

## 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

## 2.4 Serialized Quick-Turnaround-Production (SQTP<sup>SM</sup>) Devices

Microchip offers the unique programming service where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

## 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products.

Pin Number			Pin Buffer		Description
DIP	SOIC	SSOP	Туре	Туре	Description
17	17	19	I/O	TTL	Bi-directional I/O port
18	18	20	I/O	TTL	
1	1	1	I/O	TTL	
2	2	2	I/O	TTL	
6	6	7	I/O	TTL	Bi-directional I/O port
7	7	8	I/O	TTL	
8	8	9	I/O	TTL	
9	9	10	I/O	TTL	
10	10	11	I/O	TTL	
11	11	12	I/O	TTL	
12	12	13	I/O	TTL	
13	13	14	I/O	TTL	
3	3	3	Ι	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in
					use, to reduce current consumption.
4	4	4	Ι	ST	Master clear (RESET) input/programming voltage input.
					This pin is an active low RESET to the device. Voltage on
					the MCLR/VPP pin must not exceed VDD to avoid unin-
					tended entering of Programming mode.
16	16	18	I	ST	Oscillator crystal input/external clock source input.
15	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator
					in crystal Oscillator mode. In RC mode, OSC2 pin outputs
					CLKOUT, which has 1/4 the frequency of OSC1 and
					denotes the instruction cycle rate.
14	14	15,16	Р	_	Positive supply for logic and I/O pins.
5	5	5,6	Р	—	Ground reference for logic and I/O pins.
	Pi   DIP   17   18   1   2   6   7   8   9   10   11   12   13   3   4   16   15   14	Pin Numb   DIP SOIC   17 17   18 18   1 1   2 2   6 6   7 7   8 8   9 9   10 10   11 11   12 12   13 13   3 3   4 4   16 16   15 15   14 14	Pin Number   DIP SOIC SSOP   17 17 19   18 18 20   1 1 1   2 2 2   6 6 7   7 7 8   8 8 9   9 9 10   10 10 11   11 11 12   12 12 13   13 13 14   3 3 3   4 4 4   15 15 17   14 14 15,16	Pin Pin   DIP SOIC SSOP Type   17 17 19 I/O   18 18 20 I/O   1 1 1 I/O   2 2 2 I/O   6 6 7 I/O   7 7 8 I/O   8 9 I/O I/O   9 9 10 I/O   10 10 11 I/O   11 11 12 I/O   12 12 13 I/O   13 13 14 I/O   3 3 3 I   16 16 18 I   15 15 17 O   14 14 15,16 P	Pin Buffer   DIP SOIC SSOP Type Type   17 17 19 I/O TTL   18 18 20 I/O TTL   1 1 1/O TTL   2 2 2 I/O TTL   6 6 7 I/O TTL   7 7 8 I/O TTL   9 9 10 I/O TTL   10 10 11 I/O TTL   11 11 12 I/O TTL   9 9 10 I/O TTL   10 10 11 I/O TTL   12 12 13 I/O TTL   13 13 14 I/O TTL   3 3 3 I ST   16 16 18 I ST   15 15 17 <td< td=""></td<>

## TABLE 3-1:PINOUT DESCRIPTION - PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16CR58,<br/>PIC16CR58

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

### 9.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits for the PIC16C54A, PIC16CR54A, PIC16C55A, PIC16C56A, PIC16CR56A, PIC16CR57C, PIC16CR57C, PIC16CR57C,

PIC16C58B, and PIC16CR58B devices (Register 9-1). One bit is for code protection for the PIC16C54, PIC16C55, PIC16C56 and PIC16C57 devices (Register 9-2).

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

#### REGISTER 9-1: CONFIGURATION WORD FOR PIC16C54A/CR54A/C54C/CR54C/C55A/C56A/ CR56A/C57C/CR57C/C58B/CR58B

CP	CP	CP	CP	CP	CP	CP	CP	CP	WDTE	FOSC1	FOSC0
bit 11											bit 0

bit 11-3: CP: Code Protection Bit

- 1 = Code protection off
  - 0 =Code protection on
- bit 2: WDTE: Watchdog timer enable bit
  - 1 = WDT enabled
  - 0 = WDT disabled

#### bit 1-0: FOSC1:FOSC0: Oscillator Selection Bit

- 00 = LP oscillator
- 01 = XT oscillator
- 10 = HS oscillator
- 11 = RC oscillator

## **Note 1:** Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to determine how to access the configuration word.

Legend:					
R = Readable bit	W = Writable bit	V = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown		

COMF	Complement f							
Syntax:	[label] COMF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$							
Operation:	$(\overline{f}) \rightarrow (dest)$							
Status Affected:	Z							
Encoding:	0010 01df ffff							
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
Example:	COMF REG1,0							
Before Instru REG1 After Instruct REG1 W	= 0x13							

DECF	Decrement f										
Syntax:	[ label ]	[label] DECF f,d									
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$									
Operation:	$(f) - 1 \rightarrow$	(dest)									
Status Affected:	Z										
Encoding:	0000	11df	ffff								
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.										
Words:	1										
Cycles:	1										
Example:	DECF	CNT,	1								
Before Instru CNT Z After Instruct CNT Z	= 0 = 0 ion	<01									

DECFSZ	Decrement f, Skip if 0								
Syntax:	[label] DECFSZ f,d								
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$								
Operation:	(f) $-1 \rightarrow d$ ; skip if result = 0								
Status Affected:	None								
Encoding:	0010 11df ffff								
Description:	The contents of register 'f' are dec- remented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.								
Words:	1								
Cycles:	1(2)								
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •								
Before Instru PC	= address (HERE)								
After Instruct CNT if CNT PC if CNT PC	tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)								

XORLW	eral with	W						
Syntax:	[label]	XORLW	k					
Operands:	$0 \le k \le 2$	55						
Operation:	(W) .XOF	$R. k \to (W$	/)					
Status Affected: Z								
Encoding:	1111	kkkk	kkkk					
Description: The contents of the W register a XOR'ed with the eight bit literal The result is placed in the W reg ter.								
Words:	1							
Cycles:	1							
Example:	XORLW	0xAF						
Before Instru W = After Instruct W =	0xB5							

Exclusive OR W with f									
[ label ] XORWF f,d	-								
$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$									
(W) .XOR. (f) $\rightarrow$ (dest)									
ted: Z									
0001 10df ffff									
W register with register 'f'. If 'd' is 0 the result is stored in the W regis- ter. If 'd' is 1 the result is stored back in register 'f'.									
1									
1									
XORWF REG,1									
Instruction G = 0xAF = 0xB5 struction G = 0x1A = 0xB5									
the result is stored in t ter. If 'd' is 1 the result back in register 'f'. 1 1 XORWF REG, 1 nstruction G = 0xAF = 0xB5 struction	er 'f'. If 'd' is 0 the W regis-								

#### 12.2 DC Characteristics: PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)		Standard Operating Conditions (unless otherwise specified Operating Temperature $-40$ °C $\leq$ TA $\leq$ +85°C for industrial						
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage PIC16C5X-RCI PIC16C5X-XTI PIC16C5X-10I PIC16C5X-HSI PIC16C5X-LPI	3.0 3.0 4.5 4.5 2.5		6.25 6.25 5.5 5.5 6.25	V V V V		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>		1.5*		V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*		—	V/ms	See Section 5.1 for details on Power-on Reset	
D010	IDD	Supply Current <sup>(2)</sup> PIC16C5X-RCI <sup>(3)</sup> PIC16C5X-XTI PIC16C5X-10I PIC16C5X-HSI PIC16C5X-HSI PIC16C5X-LPI		1.8 1.8 4.8 4.8 9.0 15	3.3 3.3 10 10 20 40	mA mA mA mA μA	Fosc = 4 MHz, VDD = $5.5V$ Fosc = 4 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = $32$ kHz, VDD = $3.0V$ , WDT disabled	
D020	Ipd	Power-down Current <sup>(2)</sup>	_	4.0 0.6	14 12	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled	

\* These parameters are characterized but not tested.

- † Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

### 12.3 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

	PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)		Standard Operating Conditions (unless otherwise specifie Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage PIC16C5X-RCE PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-LPE	3.25 3.25 4.5 4.5 2.5		6.0 6.0 5.5 5.5 6.0	V V V V		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*		—	V/ms	See Section 5.1 for details on Power-on Reset	
D010	IDD	Supply Current <sup>(2)</sup> PIC16C5X-RCE <sup>(3)</sup> PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-HSE PIC16C5X-LPE		1.8 1.8 4.8 4.8 9.0 19	3.3 3.3 10 10 20 55	mA mA mA mA μA	Fosc = 4 MHz, VDD = $5.5V$ Fosc = 4 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 16 MHz, VDD = $5.5V$ Fosc = $32$ kHz, VDD = $3.25V$ , WDT disabled	
D020	Ipd	Power-down Current <sup>(2)</sup>	—	5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled	

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### 12.5 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
D030	VIL	Input Low Voltage						
		I/O ports	Vss	—	0.15 Vdd	V	Pin at hi-impedance	
		MCLR (Schmitt Trigger)	Vss	—	0.15 Vdd	V	-	
		T0CKI (Schmitt Trigger)	Vss	_	0.15 VDD	V		
		OSC1 (Schmitt Trigger)	Vss	_	0.15 VDD	V	PIC16C5X-RC only <sup>(3)</sup>	
		OSC1 (Schmitt Trigger)	Vss	—	0.3 Vdd	V	PIC16C5X-XT, 10, HS, LP	
D040	Vih	Input High Voltage						
		I/O ports	0.45 Vdd		Vdd	V	For all VDD <sup>(4)</sup>	
		I/O ports	2.0	—	Vdd	V	$4.0V < VDD \le 5.5V^{(4)}$	
		I/O ports	0.36 VDD	—	Vdd	V	VDD > 5.5 V	
		MCLR (Schmitt Trigger)	0.85 Vdd	_	Vdd	V		
		T0CKI (Schmitt Trigger)	0.85 Vdd	_	Vdd	V		
		OSC1 (Schmitt Trigger)	0.85 Vdd	_	Vdd	V	PIC16C5X-RC only <sup>(3)</sup>	
		OSC1 (Schmitt Trigger)	0.7 Vdd	—	Vdd	V	PIC16C5X-XT, 10, HS, LP	
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 Vdd*	_	—	V		
D060	lı∟	Input Leakage Current (1,2)					<b>For V</b> DD ≤ <b>5.5 V</b> :	
		I/O ports	-1	0.5	+1	μA	VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance	
		MCLR	-5	_	_	μA	VPIN = VSS + 0.25V	
		MCLR	_	0.5	+5	μA	VPIN = VDD	
		тоскі	-3	0.5	+3	μA	$VSS \leq VPIN \leq VDD$	
		OSC1	-3	0.5	+3	μA	$VSS \le VPIN \le VDD$ , PIC16C5X-XT, 10, HS, LP	
D080	Vol	Output Low Voltage						
		I/O ports OSC2/CLKOUT	—	_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC	
D090	Voн	<b>Output High Voltage<sup>(2)</sup></b> I/O ports OSC2/CLKOUT	Vdd – 0.7 Vdd – 0.7			V V	IOH = -5.4  mA, VDD = 4.5V IOH = -1.0  mA, VDD = 4.5V, PIC16C5X-RC	

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.

3: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

4: The user may use the better of the two specifications.


## 13.5 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	2. TppS						
Т							
F	Frequency	T Time					
Lowe	ercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	ercase letters and their meanings:						
S							
F	Fall	P Period					
н	High	R Rise					
T	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

### FIGURE 13-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16CR54A





#### FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54A


#### TABLE 13-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A

AC Chara	cteristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \\ \end{array} $						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
30	TmcL	MCLR Pulse Width (low)	1.0*			μS	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7.0*	18*	40*	ms	VDD = 5.0V (Comm)	
32	Tdrt	Device Reset Timer Period	7.0*	18*	30*	ms	VDD = 5.0V (Comm)	
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	1.0*	μS		

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC16CR54A



#### TABLE 13-4: TIMER0 CLOCK REQUIREMENTS - PIC16CR54A

	AC Chara	acteristics	Standard Operating Operating Temperat	$\begin{array}{ll} \mbox{Conditions (unless otherwise specified)} \\ \mbox{ure} & 0^\circ C \leq T A \leq +70^\circ C \mbox{ for commercial} \\ -40^\circ C \leq T A \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq T A \leq +125^\circ C \mbox{ for extended} \end{array}$				nercial strial
Param No.	Symbol Characteristic Min Ivpt Max Units Co						Conditions	
40	Tt0H	T0CKI High	Pulse Width - No Prescaler - With Prescaler	0.5 Tcy + 20* 10*		_	ns ns	
41	TtOL	T0CKI Low	Pulse Width - No Prescaler - With Prescaler	0.5 Tcy + 20* 10*			ns ns	-
42	Tt0P	T0CKI Perio	od	20 or <u>Tcy + 40</u> * N		—	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



#### FIGURE 14-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED




## 15.5 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:


1. TppS2ppS

S	
Frequency	T Time
case letters (pp) and their meanings:	
to	mc MCLR
CLKOUT	osc oscillator
cycle time	os OSC1
device reset timer	t0 T0CKI
I/O port	wdt watchdog timer
case letters and their meanings:	
Fall	P Period
High	R Rise
Invalid (Hi-impedance)	V Valid
Low	Z Hi-impedance
	case letters (pp) and their meanings: CLKOUT cycle time device reset timer I/O port case letters and their meanings: Fall High Invalid (Hi-impedance)

## FIGURE 15-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54A



### FIGURE 16-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)







NOTES:



	ALVAUT AND VA TIMINA DEALUDENENTA DIALAASY DIALAADSY
IABLE 17-2:	CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Characteristics								
Param No. Symbol		Characteristic	Min	Тур†	Max	Units		
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>	_	15	30**	ns		
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>	_	15	30**	ns		
12	TckR	CLKOUT rise time <sup>(1)</sup>	—	5.0	15**	ns		
13	TckF	CLKOUT fall time <sup>(1)</sup>	—	5.0	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	—	40**	ns		
15	TioV2ckH	Port in valid before CLKOUT <sup>(1)</sup>	0.25 TCY+30*	—	_	ns		
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	—	_	ns		
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(2)</sup>	—	—	100*	ns		
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	_	ns		
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns		
20	TioR	Port output rise time <sup>(2)</sup>	_	10	25**	ns		
21	TioF	Port output fall time <sup>(2)</sup>	—	10	25**	ns		

\* These parameters are characterized but not tested.

\*\* These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

**2:** Refer to Figure 17-5 for load conditions.




#### FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF, 25°C














## 28-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	MILLIMETERS		
Dimer	ision Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.505	.545	.560	12.83	13.84	14.22	
Overall Length	D	1.395	1.430	1.465	35.43	36.32	37.21	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing	§ eB	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011 Drawing No. C04-079

#### INDEX

#### Α

Absolute Maximum Ratings
PIC16C54/55/56/5767
PIC16C54A103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40 155
PIC16CR54A79
ADDWF
ALU
ANDLW
ANDWF51
Applications5
Architectural Overview
Assembler
MPASM Assembler 61

## в

Block Diagram	
On-Chip Reset Circuit	
PIC16C5X Series	
Timer0	
TMR0/WDT Prescaler	41
Watchdog Timer	
Brown-Out Protection Circuit	
BSF	
BTFSC	
BTFSS	

## С

CALL	31, 53
Carry (C) bit	
Clocking Scheme	
CLRF	53
CLRW	53
CLRWDT	53
CMOS Technology	1
Code Protection	43, 47
COMF	54
Compatibility	
Configuration Bits	

## D

Data Memory Organization
PIC16C54/55/56/57
Commercial
Extended70, 72
Industrial69, 71
PIC16C54A
Commercial104, 109
Extended106, 109
Industrial 104, 109
PIC16C54C/C55A/C56A/C57C/C58B-40
Commercial157, 158
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B
Commercial134, 138
Extended137, 138
Industrial134, 138
PIC16CR54A
Commercial

Extended	82, 84
Industrial	80, 83
PIC16LV54A	
Commercial	108, 109
Industrial	108, 109
DECF	54
DECFSZ	54
Development Support	61
Device Characterization	
PIC16C54/55/56/57/CR54A	91
PIC16C54A	117
PIC16C54C/C55A/C56A/C57C/C58B-40	165
Device Reset Timer (DRT)	23
Device Varieties	7
Digit Carry (DC) bit	
DRT	23

## Ε

Electrical Specifications
PIC16C54/55/56/57 67
PIC16C54A103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40155
PIC16CR54A 79
Errata
External Power-On Reset Circuit 21

### F

Family of Devices	
PIC16C5X	
FSR Register	
Value on reset	

## G

General Purpose Registers	
Value on reset	20
GOTO 31	, 55

## Н

High-Performance RISC CPU	
---------------------------	--

## L

•	
I/O Interfacing	35
I/O Ports	35
I/O Programming Considerations	36
ICEPIC In-Circuit Emulator	62
ID Locations	43, 47
INCF	55
INCFSZ	55
INDF Register	33
Value on reset	20
Indirect Data Addressing	33
Instruction Cycle	
Instruction Flow/Pipelining	13
Instruction Set Summary	49
IORLW	56
IORWF	56
к	

# KeeLoq Evaluation and Programming Tools ...... 64

Loading of PC	3	,	1	
---------------	---	---	---	--

L