



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	3KB (2K x 12)
Program Memory Type	OTP
EEPROM Size	<u>.</u>
RAM Size	73 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c58b-20e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.3 External Crystal Oscillator Circuit

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A welldesigned crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 4-3 shows an implementation example of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 4-3: EXAMPLE OF EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



Figure 4-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.



5.2 Device Reset Timer (DRT)

The Device Reset Timer (DRT) provides an 18 ms nominal time-out on RESET regardless of Oscillator mode used. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reached a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

5.3 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be RESET in the event of a brown-out.

To RESET PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 5-6, Figure 5-7 and Figure 5-8.







FIGURE 5-7:

EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2




This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

FIGURE 5-8:

EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both "active high and active low" RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems. NOTES:

6.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one, every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 6-7, Figure 6-8 and Figure 6-9).

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16C757, PIC16C58 and PIC16CR58, a page number must be supplied as well. Bit5 and bit6 of the STA-TUS Register provide page information to bit9 and bit10 of the PC (Figure 6-8 and Figure 6-9).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 6-7 and Figure 6-8).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PCL, ADDWF PCL, and BSF PCL, 5.

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16C58 and PIC16CR58, a page number again must be supplied. Bit5 and bit6 of the STA-TUS Register provide page information to bit9 and bit10 of the PC (Figure 6-8 and Figure 6-9).

Note:	Because PC<8> is cleared in the CALL
	instruction, or any modify PCL instruction,
	all subroutine calls or computed jumps are
	limited to the first 256 locations of any pro-
	gram memory page (512 words long).

FIGURE 6-7: LOADING OF PC BRANCH INSTRUCTIONS - PIC16C54, PIC16CR54, PIC16C55




FIGURE 6-8:

LOADING OF PC BRANCH INSTRUCTIONS - PIC16C56/PIC16CR56





FIGURE 6-9:

LOADING OF PC BRANCH INSTRUCTIONS - PIC16C57/PIC16CR57, AND PIC16C58/ PIC16CR58



7.6 I/O Programming Considerations

7.6.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 7-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 7-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT Settings
; PORTB<7:4> Inputs
; PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;

;				PORT	latch	PORT	pins
;							
	BCF	PORTB,	7	;01pp	pppp	11pp	pppp
	BCF	PORTB,	6	;10pp	pppp	11pp	pppp
	MOVLW	H'3F'		;			
	TRIS	PORTB		;10pp	pppp	10pp	pppp
;							

;Note that the user may have expected the pin ;values to be 00pp pppp. The 2nd BCF caused ;RB7 to be latched as the pin value (High).

7.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 7-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.




FIGURE 7-2: SUCCESSIVE I/O OPERATION





FIGURE 8-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALER 1:2



TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	<u>Value</u> on MCLR and WDT Reset
01h	TMR0	Timer0 -	Timer0 - 8-bit real-time clock/counter						xxxx xxxx	uuuu uuuu	
N/A	OPTION	_		TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells not used by Timer0.

ADDWF	Add W and f				
Syntax:	[label] ADDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$				
Operation:	(W) + (f)	\rightarrow (dest)			
Status Affected:	C, DC, Z				
Encoding:	0001	11df	ffff		
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ADDWF	TEMP_RE	CG, 0		
Before Instr W TEMP_I After Instruc W TEMP_F	= REG = ction =	0x17 0xC2 0xD9 0xC2			

ANDWF	AND W with f			
Syntax:	[label] ANDWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$			
Operation:	(W) .AND. (f) \rightarrow (dest)			
Status Affected:	Z			
Encoding:	0001 01df ffff			
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W regis- ter. If 'd' is '1' the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example:	ANDWF TEMP_REG, 1			
Before Instru W TEMP_ After Instruc W TEMP_	= 0x17 REG = 0xC2 tion = 0x17			

ANDLW	AND literal with W				
Syntax:	[<i>label</i>] ANDLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W).AND. (k) \rightarrow (W)				
Status Affected:	Z				
Encoding:	1110 kkkk kkkk				
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W regis- ter.				
Words:	1				
Cycles:	1				
Example:	ANDLW H'5F'				
Before Instru W = After Instruc W =	0xA3				

BCF	Bit Clear f					
Syntax:	[label]	[label] BCF f,b				
Operands:		$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$0 \rightarrow (f < b$	>)				
Status Affected:	None					
Encoding:	0100	bbbf	ffff			
Description:	Bit 'b' in	register 'f'	is cleared.			
Words:	1					
Cycles:	1					
Example:	BCF	FLAG_RE	IG, 7			
Before Instruction FLAG_REG = 0xC7 After Instruction						
FLAG_F	REG =	0x47				

BSF	Bit Set f						
Syntax:	[label]	[label] BSF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	ion: $1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	0101	bbbf	ffff				
Description:	Bit 'b' in ı	register 'f'	is set.				
Words:	1						
Cycles:	1						
Example:	BSF	FLAG_RE	G, 7				
Before Instruction FLAG_REG = 0x0A After Instruction							
FLAG_F	REG = 0	IXOA					

BTFSC	Bit Test f, Skip if Clear				
Syntax:	[label] BTFSC f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	skip if $(f < b >) = 0$				
Status Affected:	None				
Encoding:	0110 bbbf ffff				
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example:	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •				
Before Instru	uction				
PC After Instruct if FLAG PC if FLAG PC	<pre><1> = 0, = address (TRUE);</pre>				

BTFSS	Bit Test	f, Skip if	Set				
Syntax:	[label]	BTFSS f	,b				
Operands:		$0 \le f \le 31$					
	0 ≤ b < 7						
Operation:	skip if (f<	:b>) = 1					
Status Affected:	None						
Encoding:	0111	bbbf	ffff				
Description:	next instr If bit 'b' is tion fetch instructio and a NO	ruction is s '1', then led during n executi P is exec	'f' is '1' then i skipped. the next inst g the current on, is discard uted instead. ccle instructio	ruc- ded			
Words:	1						
Cycles:	1(2)						
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •						
Before Inst	ruction						
PC After Instru	=	addres	SS (HERE)				
If FLAG PC if FLAG	= address (FALSE);						
PC	=	addres	SS (TRUE)				

11.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

11.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCUs.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

11.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

11.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

11.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial) PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$				
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	Pin at hi-impedance PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP
D040	Vih	Input High Voltage I/O ports I/O ports I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger)	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	For all VDD ⁽⁴⁾ 4.0V < VDD ≤ 5.5V ⁽⁴⁾ VDD > 5.5V PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 VDD*	—	—	V	
D060	Ιι∟	Input Leakage Current ^(1,2) I/O ports MCLR MCLR T0CKI OSC1	-1 -5 -3 -3	0.5 — 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ	For VDD \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP
D080	Vol	Output Low Voltage I/O ports OSC2/CLKOUT		—	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC
D090	Vон	Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT	Vdd – 0.7 Vdd – 0.7	_		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- **Note 1:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 2: Negative current is defined as coming out of the pin.
 - **3:** For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 4: The user may use the better of the two specifications.

TABLE 14-2: INPUT CAPACITANCE FOR PIC16C54/56

Pin	Typical Capacitance (pF)				
F111	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
T0CKI	3.2	2.8			

All capacitance values are typical at 25° C. A part-to-part variation of ±25% (three standard deviations) should be taken into account.

TABLE 14-3:	INPUT CAPACITANCE FOR
	PIC16C55/57

	Typical Capacitance (pF)				
Pin	28L PDIP (600 mil)	28L SOIC			
RA port	5.2	4.8			
RB port	5.6	4.7			
RC port	5.0	4.1			
MCLR	17.0	17.0			
OSC1	6.6	3.5			
OSC2/CLKOUT	4.6	3.5			
T0CKI	4.5	3.5			

All capacitance values are typical at 25° C. A part-to-part variation of ±25% (three standard deviations) should be taken into account.

15.4 DC Characteristics: PIC16C54A-04, 10, 20, PIC16LC54A-04, PIC16LV54A-02 (Commercial) PIC16C54A-04I, 10I, 20I, PIC16LC54A-04I, PIC16LV54A-02I (Industrial) PIC16C54A-04I, 10I, 20I, PIC16LC54A-04I, PIC16LV54A-02I (Industrial) PIC16C54A-04E, 10E, 20E, PIC16LC54A-04E (Extended)

DC CHARACTERISTICS			$ \begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise specified)} \\ \hline \textbf{Operating Temperature} & 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial} \\ -20^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial-PIC16LV54A-02I} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array} $						
Param No.	Symbol	Characteristic	Min Typ† Max Units Conditions						
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vss Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance RC mode only ⁽³⁾ XT, HS and LP modes		
D040	VIH	Input High Voltage I/O ports I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	0.2 VDD + 1 2.0 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all V _{DD} ⁽⁴⁾ 4.0V < V _{DD} ≤ 5.5V ⁽⁴⁾ RC mode only ⁽³⁾ XT, HS and LP modes		
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 Vdd*	_	—	V			
D060	IIL	Input Leakage Current ^(1,2) I/O ports MCLR MCLR TOCKI OSC1	-1.0 -5.0 -3.0 -3.0	0.5 0.5 0.5 0.5	+1.0 +5.0 +3.0 +3.0 —	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance VPIN = VSS +0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, XT, HS and LP modes		
D080	VOL	Output Low Voltage I/O ports OSC2/CLKOUT	_	_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC mode only		
	VOH	Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT	Vdd - 0.7 Vdd - 0.7			V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC mode only		

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.

3: For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

*




TABLE 15-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A

AC Chara	octeristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-20^{\circ}C \le TA \le +85^{\circ}C$ for industrial - PIC16LV54A-02I $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽¹⁾	—	15	30**	ns	
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽¹⁾	—	15	30**	ns	
12	TckR	CLKOUT rise time ⁽¹⁾	—	5.0	15**	ns	
13	TckF	CLKOUT fall time ⁽¹⁾	—	5.0	15**	ns	
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	—	—	40**	ns	
15	TioV2ckH	Port in valid before CLKOUT ⁽¹⁾	0.25 TCY+30*	—	—	ns	
16	TckH2iol	Port in hold after CLKOUT ⁽¹⁾	0*	—	—	ns	
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽²⁾	—	—	100*	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	—	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns	
20	TioR	Port output rise time ⁽²⁾	—	10	25**	ns	
21	TioF	Port output fall time ⁽²⁾	—	10	25**	ns	

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 15-1 for load conditions.




FIGURE 16-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF, 25°C

17.4 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	pS	
Т		
F	Frequency	T Time
Lowe	ercase letters (pp) and their meanings:	
рр		
2	to	mc MCLR
ck	CLKOUT	osc oscillator
су	cycle time	os OSC1
drt	device reset timer	t0 T0CKI
io	I/O port	wdt watchdog timer
Uppe	ercase letters and their meanings:	
S		
F	Fall	P Period
н	High	R Rise
T	Invalid (Hi-impedance)	V Valid
L	Low	Z Hi-impedance

FIGURE 17-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS -PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B-04, 20






FIGURE 17-8: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X

TABLE 17-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X

$\label{eq:AC Characteristics} \begin{array}{ c c c } \hline \textbf{Standard Operating Conditions (unless otherwise specified)} \\ \hline \textbf{Operating Temperature} & 0^\circ C \leq TA \leq +70^\circ C \text{ for commercial} \\ -40^\circ C \leq TA \leq +85^\circ C \text{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \text{ for extended} \\ \hline \end{array}$								
Param No.	Symbol	Characteristic Min Typ† Max Units Conditions						
30	TmcL	MCLR Pulse Width (low)	1000*		_	ns	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
34	Tioz	I/O Hi-impedance from MCLR Low	100*	300*	1000*	ns		

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1997-2013 Microchip Technology Inc.



FIGURE 19-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X-40

TABLE 19-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X-40


AC Charac	teristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$	≤ + 70°0	C (comr	nercial)	ified)	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1000*	_	_	ns	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)
34	Tioz	I/O Hi-impedance from MCLR Low	100*	300*	1000*	ns	

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units	INCHES*		N	6		
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.446	.454	.462	11.33	11.53	11.73
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ø	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

PIC16C5X

INDEX

Α

Absolute Maximum Ratings
PIC16C54/55/56/5767
PIC16C54A103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40 155
PIC16CR54A79
ADDWF
ALU
ANDLW
ANDWF51
Applications5
Architectural Overview
Assembler
MPASM Assembler 61

в

Block Diagram	
On-Chip Reset Circuit	
PIC16C5X Series	
Timer0	
TMR0/WDT Prescaler	41
Watchdog Timer	
Brown-Out Protection Circuit	
BSF	
BTFSC	
BTFSS	

С

CALL	31, 53
Carry (C) bit	
Clocking Scheme	
CLRF	53
CLRW	53
CLRWDT	53
CMOS Technology	1
Code Protection	43, 47
COMF	54
Compatibility	
Configuration Bits	

D

Data Memory Organization
PIC16C54/55/56/57
Commercial
Extended70, 72
Industrial69, 71
PIC16C54A
Commercial104, 109
Extended106, 109
Industrial 104, 109
PIC16C54C/C55A/C56A/C57C/C58B-40
Commercial157, 158
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B
Commercial134, 138
Extended137, 138
Industrial134, 138
PIC16CR54A
Commercial

Extended	82, 84
Industrial	80, 83
PIC16LV54A	
Commercial	108, 109
Industrial	108, 109
DECF	54
DECFSZ	54
Development Support	61
Device Characterization	
PIC16C54/55/56/57/CR54A	91
PIC16C54A	117
PIC16C54C/C55A/C56A/C57C/C58B-40	165
Device Reset Timer (DRT)	23
Device Varieties	7
Digit Carry (DC) bit	
DRT	23

Ε

Electrical Specifications
PIC16C54/55/56/57 67
PIC16C54A103
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B 131
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/
C58B/CR58B-40155
PIC16CR54A 79
Errata
External Power-On Reset Circuit 21

F

Family of Devices	
PIC16C5X	
FSR Register	
Value on reset	

G

General Purpose Registers	
Value on reset	20
GOTO 31	, 55

Н

High-Performance RISC CPU	
---------------------------	--

ī

•	
I/O Interfacing	35
I/O Ports	35
I/O Programming Considerations	36
ICEPIC In-Circuit Emulator	62
ID Locations	43, 47
INCF	55
INCFSZ	55
INDF Register	33
Value on reset	20
Indirect Data Addressing	33
Instruction Cycle	
Instruction Flow/Pipelining	13
Instruction Set Summary	49
IORLW	56
IORWF	56
к	

KeeLoq Evaluation and Programming Tools 64

Loading of PC	3	,	1	
---------------	---	---	---	--

L