

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 12 |
| Program Memory Size | 3KB (2K x 12) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 73 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c58b-40-so |

**MICROCHIP****PIC16C5X**

8-Bit EPROM/ROM-Based CMOS Microcontrollers

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low cost, high performance, 8-bit fully static, EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle except for program branches which take two cycles. The PIC16C5X delivers performance in an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external RESET circuitry. There are four oscillator configurations to choose from, including the power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and Code Protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers, while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full featured macro assembler, a software simulator, an in-circuit emulator, a low cost development programmer and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high speed automotive and appliance motor control to low power remote transmitters/receivers, pointing devices and telecom processors. The EPROM technology makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low cost, low power, high performance ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, co-processor applications).

TABLE 3-1: PINOUT DESCRIPTION - PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16C58, PIC16CR58

| Pin Name | Pin Number | | | Pin Type | Buffer Type | Description |
|-------------|------------|------|-------|----------|-------------|--|
| | DIP | SOIC | SSOP | | | |
| RA0 | 17 | 17 | 19 | I/O | TTL | Bi-directional I/O port |
| RA1 | 18 | 18 | 20 | I/O | TTL | |
| RA2 | 1 | 1 | 1 | I/O | TTL | |
| RA3 | 2 | 2 | 2 | I/O | TTL | |
| RB0 | 6 | 6 | 7 | I/O | TTL | Bi-directional I/O port |
| RB1 | 7 | 7 | 8 | I/O | TTL | |
| RB2 | 8 | 8 | 9 | I/O | TTL | |
| RB3 | 9 | 9 | 10 | I/O | TTL | |
| RB4 | 10 | 10 | 11 | I/O | TTL | |
| RB5 | 11 | 11 | 12 | I/O | TTL | |
| RB6 | 12 | 12 | 13 | I/O | TTL | |
| RB7 | 13 | 13 | 14 | I/O | TTL | |
| T0CKI | 3 | 3 | 3 | I | ST | Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption. |
| MCLR/VPP | 4 | 4 | 4 | I | ST | Master clear (RESET) input/programming voltage input. This pin is an active low RESET to the device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of Programming mode. |
| OSC1/CLKIN | 16 | 16 | 18 | I | ST | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 15 | 15 | 17 | O | — | Oscillator crystal output. Connects to crystal or resonator in crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| VDD | 14 | 14 | 15,16 | P | — | Positive supply for logic and I/O pins. |
| Vss | 5 | 5 | 5,6 | P | — | Ground reference for logic and I/O pins. |

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

PIC16C5X

TABLE 5-3: RESET CONDITIONS FOR ALL REGISTERS


| Register | Address | Power-On Reset | MCLR or WDT Reset |
|--------------------------------|---------|----------------|-------------------|
| W | N/A | xxxx xxxx | uuuu uuuu |
| TRIS | N/A | 1111 1111 | 1111 1111 |
| OPTION | N/A | --11 1111 | --11 1111 |
| INDF | 00h | xxxx xxxx | uuuu uuuu |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu |
| PCL | 02h | 1111 1111 | 1111 1111 |
| STATUS | 03h | 0001 1xxx | 000q quuu |
| FSR ⁽¹⁾ | 04h | 1xxx xxxx | 1uuu uuuu |
| PORTA | 05h | ---- xxxx | ---- uuuu |
| PORTB | 06h | xxxx xxxx | uuuu uuuu |
| PORTC ⁽²⁾ | 07h | xxxx xxxx | uuuu uuuu |
| General Purpose Register Files | 07-7Fh | xxxx xxxx | uuuu uuuu |

Legend: x = unknown u = unchanged - = unimplemented, read as '0'
q = see tables in Table 5-1 for possible values.

Note 1: These values are valid for PIC16C57/CR57/C58/CR58. For the PIC16C54/CR54/C55/C56/CR56, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.

2: General purpose register file on PIC16C54/CR54/C56/CR56/CR58/CR58.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



PIC16C5X

FIGURE 8-3: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALER




FIGURE 8-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALER 1:2




TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on MCLR and WDT Reset |
|---------|--------|--|-------|-------|-------|-------|-------|-------|-------|-------------------------|-----------------------------|
| 01h | TMR0 | Timer0 - 8-bit real-time clock/counter | | | | | | | | xxxx xxxx | uuuu uuuu |
| N/A | OPTION | — | — | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | --11 1111 | --11 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells not used by Timer0.

8.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 9.2.1). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS_{<2:0>} bits (OPTION_{<3:0>}) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

8.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on the fly” during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 8-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 8-1: CHANGING PRESCALER (TIMER0→WDT)


```
CLRWDT           ;Clear WDT
CLRF  TMR0        ;Clear TMR0 & Prescaler
MOVLW  B'00xx1111' ;Last 3 instructions in
                     ;this example
OPTION           ;are required only if
                 ;desired
CLRWDT           ;PS<2:0> are 000 or
                 ;001
MOVLW  B'00xx1xxx' ;Set Prescaler to
OPTION           ;desired WDT rate
```

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 8-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 8-2: CHANGING PRESCALER (WDT→TIMER0)

```
CLRWDT           ;Clear WDT and
                 ;prescaler
MOVLW  B'xxxx0xxx' ;Select TMR0, new
                     ;prescale value and
                     ;clock source
OPTION
```

FIGURE 8-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



| IORLW | Inclusive OR literal with W | | | |
|------------------|--|------|------|------|
| Syntax: | [<i>label</i>] IORLW k | | | |
| Operands: | $0 \leq k \leq 255$ | | | |
| Operation: | $(W) .OR. (k) \rightarrow (W)$ | | | |
| Status Affected: | Z | | | |
| Encoding: | <table border="1"><tr><td>1101</td><td>kkkk</td><td>kkkk</td></tr></table> | 1101 | kkkk | kkkk |
| 1101 | kkkk | kkkk | | |
| Description: | The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example: | IORLW 0x35 | | | |

Before Instruction

W = 0x9A

After Instruction

W = 0xBF

Z = 0

| IORWF | Inclusive OR W with f | | | |
|------------------|---|------|------|------|
| Syntax: | [<i>label</i>] IORWF f,d | | | |
| Operands: | $0 \leq f \leq 31$ $d \in [0,1]$ | | | |
| Operation: | $(W).OR. (f) \rightarrow (\text{dest})$ | | | |
| Status Affected: | Z | | | |
| Encoding: | <table border="1"><tr><td>0001</td><td>00df</td><td>ffff</td></tr></table> | 0001 | 00df | ffff |
| 0001 | 00df | ffff | | |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example: | IORWF RESULT, 0 | | | |

Before Instruction

RESULT = 0x13

W = 0x91

After Instruction

RESULT = 0x13

W = 0x93

Z = 0

| MOVF | Move f | | | |
|------------------|--|------|------|------|
| Syntax: | [<i>label</i>] MOVF f,d | | | |
| Operands: | $0 \leq f \leq 31$ $d \in [0,1]$ | | | |
| Operation: | $(f) \rightarrow (\text{dest})$ | | | |
| Status Affected: | Z | | | |
| Encoding: | <table border="1"><tr><td>0010</td><td>00df</td><td>ffff</td></tr></table> | 0010 | 00df | ffff |
| 0010 | 00df | ffff | | |
| Description: | The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example: | MOVF FSR, 0 | | | |

After Instruction

W = value in FSR register


| MOVLW | Move Literal to W | | | |
|------------------|--|------|------|------|
| Syntax: | [<i>label</i>] MOVLW k | | | |
| Operands: | $0 \leq k \leq 255$ | | | |
| Operation: | $k \rightarrow (W)$ | | | |
| Status Affected: | None | | | |
| Encoding: | <table border="1"><tr><td>1100</td><td>kkkk</td><td>kkkk</td></tr></table> | 1100 | kkkk | kkkk |
| 1100 | kkkk | kkkk | | |
| Description: | The eight bit literal 'k' is loaded into the W register. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example: | MOVLW 0x5A | | | |

After Instruction

W = 0x5A

PIC16C5X

FIGURE 12-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57



Note: Please refer to Figure 12-1 for load conditions.

TABLE 12-4: TIMER0 CLOCK REQUIREMENTS - PIC16C54/55/56/57

| AC Characteristics | | Standard Operating Conditions (unless otherwise specified) | | | | | |
|--------------------|--------|--|------------------------------|------|-----|-------|---|
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions |
| 40 | Tt0H | T0CKI High Pulse Width - No Prescaler - With Prescaler | 0.5 TCY + 20* | — | — | ns | |
| | | | 10* | — | — | ns | |
| 41 | Tt0L | T0CKI Low Pulse Width - No Prescaler - With Prescaler | 0.5 TCY + 20* | — | — | ns | |
| | | | 10* | — | — | ns | |
| 42 | Tt0P | T0CKI Period | 20 or $\frac{TCY + 40^*}{N}$ | — | — | ns | Whichever is greater. N = Prescale Value (1, 2, 4,..., 256) |

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C5X

FIGURE 13-3: CLKOUT AND I/O TIMING - PIC16CR54A




TABLE 13-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR54A

| AC Characteristics | | Standard Operating Conditions (unless otherwise specified) | | | | |
|--------------------|----------|--|--|------|------|-------|
| | | Operating Temperature | 0°C ≤ TA ≤ +70°C for commercial -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended | | | |
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units |
| 10 | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | — | 15 | 30** | ns |
| 11 | TosH2ckH | OSC1↑ to CLKOUT↑ ⁽¹⁾ | — | 15 | 30** | ns |
| 12 | TckR | CLKOUT rise time ⁽¹⁾ | — | 5.0 | 15** | ns |
| 13 | TckF | CLKOUT fall time ⁽¹⁾ | — | 5.0 | 15** | ns |
| 14 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | — | — | 40** | ns |
| 15 | TioV2ckH | Port in valid before CLKOUT↑ ⁽¹⁾ | 0.25 TCY+30* | — | — | ns |
| 16 | TckH2iol | Port in hold after CLKOUT↑ ⁽¹⁾ | 0* | — | — | ns |
| 17 | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid ⁽²⁾ | — | — | 100* | ns |
| 18 | TosH2iol | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | — | ns |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns |
| 20 | TioR | Port output rise time ⁽²⁾ | — | 10 | 25** | ns |
| 21 | TioF | Port output fall time ⁽²⁾ | — | 10 | 25** | ns |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 13.1 for load conditions.

14.0 DEVICE CHARACTERIZATION - PIC16C54A

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3 σ) or (mean - 3 σ) respectively, where σ is a standard deviation, over the whole temperature range.

FIGURE 14-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




TABLE 14-1: RC OSCILLATOR FREQUENCIES

| CEXT | REXT | Average Fosc @ 5 V, 25°C | |
|--------|------|-----------------------------|-------|
| 20 pF | 3.3K | 5 MHz | ± 27% |
| | 5K | 3.8 MHz | ± 21% |
| | 10K | 2.2 MHz | ± 21% |
| | 100K | 262 kHz | ± 31% |
| 100 pF | 3.3K | 1.6 MHz | ± 13% |
| | 5K | 1.2 MHz | ± 13% |
| | 10K | 684 kHz | ± 18% |
| | 100K | 71 kHz | ± 25% |
| 300 pF | 3.3K | 660 kHz | ± 10% |
| | 5.0K | 484 kHz | ± 14% |
| | 10K | 267 kHz | ± 15% |
| | 100K | 29 kHz | ± 19% |

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ±3 standard deviations from the average value for VDD = 5V.

PIC16C5X

TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A

| Standard Operating Conditions (unless otherwise specified) | | | | | | | | | |
|--|------------|---------------------------------------|--|--------|--------|-------|--------------------------|--|--|
| AC Characteristics | | | Operating Temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial $-20^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial - PIC16LV54A-02I $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended | | | | | | |
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions | | |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 250 | — | — | ns | XT osc mode | | |
| | | | 500 | — | — | ns | XT osc mode (PIC16LV54A) | | |
| | | | 250 | — | — | ns | HS osc mode (04) | | |
| | | | 100 | — | — | ns | HS osc mode (10) | | |
| | | | 50 | — | — | ns | HS osc mode (20) | | |
| | | | 5.0 | — | — | μs | LP osc mode | | |
| | Tosc | Oscillator Period ⁽¹⁾ | 250 | — | — | ns | RC osc mode | | |
| | | | 500 | — | — | ns | RC osc mode (PIC16LV54A) | | |
| | | | 250 | — | 10,000 | ns | XT osc mode | | |
| | | | 500 | — | — | ns | XT osc mode (PIC16LV54A) | | |
| | | | 250 | — | 250 | ns | HS osc mode (04) | | |
| | | | 100 | — | 250 | ns | HS osc mode (10) | | |
| 2 | Tcy | Instruction Cycle Time ⁽²⁾ | — | 4/Fosc | — | — | | | |
| | TosL, TosH | Clock in (OSC1) Low or High Time | 85* | — | — | ns | XT oscillator | | |
| 3 | | | 20* | — | — | ns | HS oscillator | | |
| | | | 2.0* | — | — | μs | LP oscillator | | |
| 4 | TosR, TosF | Clock in (OSC1) Rise or Fall Time | — | — | 25* | ns | XT oscillator | | |
| | | | — | — | 25* | ns | HS oscillator | | |
| | | | — | — | 50* | ns | LP oscillator | | |


* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C . This data is for design guidance only and is not tested.

- Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- 2:** Instruction cycle period (TCY) equals four times the input oscillator time base period.

PIC16C5X

FIGURE 16-12: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 pF, 25°C)



**FIGURE 16-13: MAXIMUM IDD vs. FREQUENCY
(WDT DISABLED, RC MODE @ 100 pF, -40°C to +85°C)**






FIGURE 16-14: TYPICAL IDD VS. FREQUENCY (WDT DISABLED, RC MODE @ 300 pF, 25°C)



**FIGURE 16-15: MAXIMUM IDD VS. FREQUENCY
(WDT DISABLED, RC MODE @ 300 pF, -40°C to +85°C)**



17.4 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS
2. TppS

| | |
|-------------|--------|
| T | |
| F Frequency | T Time |

Lowercase letters (pp) and their meanings:

| | |
|------------------------|--------------------|
| pp | |
| 2 to | mc MCLR |
| ck CLKOUT | osc oscillator |
| cy cycle time | os OSC1 |
| drt device reset timer | t0 T0CKI |
| io I/O port | wdt watchdog timer |

Uppercase letters and their meanings:

| | |
|--------------------------|----------------|
| S | |
| F Fall | P Period |
| H High | R Rise |
| I Invalid (Hi-impedance) | V Valid |
| L Low | Z Hi-impedance |

FIGURE 17-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B-04, 20




FIGURE 17-8: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X




TABLE 17-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X

| Standard Operating Conditions (unless otherwise specified) | | | | | | | |
|--|--------|---|--|------|-------|-------|-------------------|
| AC Characteristics | | Operating Temperature | 0°C ≤ TA ≤ +70°C for commercial -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended | | | | |
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions |
| 30 | Tmcl | MCLR Pulse Width (low) | 1000* | — | — | ns | VDD = 5.0V |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) |
| 32 | TDRT | Device Reset Timer Period | 9.0* | 18* | 30* | ms | VDD = 5.0V (Comm) |
| 34 | Tioz | I/O Hi-impedance from MCLR Low | 100* | 300* | 1000* | ns | |

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-4: CLKOUT AND I/O TIMING - PIC16C5X-40




TABLE 19-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C5X-40

| AC Characteristics | | Standard Operating Conditions (unless otherwise specified) | | | | |
|--------------------|----------|--|--------------|------|------|-------|
| Param No. | Symbol | Characteristic | Min | Typ† | Max | Units |
| 10 | TosH2ckL | OSC1↑ to CLKOUT↓ ^(1,2) | — | 15 | 30** | ns |
| 11 | TosH2ckH | OSC1↑ to CLKOUT↑ ^(1,2) | — | 15 | 30** | ns |
| 12 | TckR | CLKOUT rise time ^(1,2) | — | 5.0 | 15** | ns |
| 13 | TckF | CLKOUT fall time ^(1,2) | — | 5.0 | 15** | ns |
| 14 | TckL2ioV | CLKOUT↓ to Port out valid ^(1,2) | — | — | 40** | ns |
| 15 | TioV2ckH | Port in valid before CLKOUT↑ ^(1,2) | 0.25 TCY+30* | — | — | ns |
| 16 | TckH2iol | Port in hold after CLKOUT↑ ^(1,2) | 0* | — | — | ns |
| 17 | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid ⁽²⁾ | — | — | 100 | ns |
| 18 | TosH2iol | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | — | ns |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns |
| 20 | TioR | Port output rise time ⁽²⁾ | — | 10 | 25** | ns |
| 21 | TioF | Port output fall time ⁽²⁾ | — | 10 | 25** | ns |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

2: Refer to Figure 19-2 for load conditions.

PIC16C5X

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units | | INCHES* | | | MILLIMETERS | | |
|----------------------------|----|---------|-------|-------|-------------|-------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | | .28 | | | .28 |
| Pitch | p | | | .100 | | | .254 |
| Top to Seating Plane | A | .140 | .150 | .160 | 3.56 | 3.81 | 4.06 |
| Molded Package Thickness | A2 | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | E | .300 | .310 | .325 | 7.62 | 7.87 | 8.26 |
| Molded Package Width | E1 | .275 | .285 | .295 | 6.99 | 7.24 | 7.49 |
| Overall Length | D | 1.345 | 1.365 | 1.385 | 34.16 | 34.67 | 35.18 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | c | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .040 | .053 | .065 | 1.02 | 1.33 | 1.65 |
| Lower Lead Width | B | .016 | .019 | .022 | 0.41 | 0.48 | 0.56 |
| Overall Row Spacing | § | eB | .320 | .350 | .430 | 8.13 | 8.89 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MO-095

Drawing No. C04-070

PIC16C5X

20-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension | Units | INCHES* | | | MILLIMETERS | | |
|--------------------------|-------|---------|------|------|-------------|--------|--------|
| | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 20 | | | 20 | |
| Pitch | p | | .026 | | | 0.65 | |
| Overall Height | A | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 |
| Standoff § | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Overall Width | E | .299 | .309 | .322 | 7.59 | 7.85 | 8.18 |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 |
| Overall Length | D | .278 | .284 | .289 | 7.06 | 7.20 | 7.34 |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 |
| Lead Thickness | c | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Foot Angle | φ | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 |
| Lead Width | B | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 |

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150
Drawing No. C04-072

INDEX

A

| | |
|--|-----|
| Absolute Maximum Ratings | |
| PIC16C54/55/56/57 | 67 |
| PIC16C54A | 103 |
| PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B | 131 |
| PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B-40 | 155 |
| PIC16CR54A | 79 |
| ADDWF | 51 |
| ALU | 9 |
| ANDLW | 51 |
| ANDWF | 51 |
| Applications | 5 |
| Architectural Overview | 9 |
| Assembler | |
| MPASM Assembler | 61 |

B

| | |
|------------------------------|----|
| Block Diagram | |
| On-Chip Reset Circuit | 20 |
| PIC16C5X Series | 10 |
| Timer0 | 37 |
| TMR0/WDT Prescaler | 41 |
| Watchdog Timer | 46 |
| Brown-Out Protection Circuit | 23 |
| BSF | 52 |
| BTFS | 52 |
| BTFFS | 52 |

C

| | |
|--------------------|--------|
| CALL | 31, 53 |
| Carry (C) bit | 9, 29 |
| Clocking Scheme | 13 |
| CLRF | 53 |
| CLRW | 53 |
| CLRWD | 53 |
| CMOS Technology | 1 |
| Code Protection | 43, 47 |
| COMF | 54 |
| Compatibility | 182 |
| Configuration Bits | 44 |

D

| | |
|---|----------|
| Data Memory Organization | 26 |
| DC Characteristics | |
| PIC16C54/55/56/57 | |
| Commercial | 68, 71 |
| Extended | 70, 72 |
| Industrial | 69, 71 |
| PIC16C54A | |
| Commercial | 104, 109 |
| Extended | 106, 109 |
| Industrial | 104, 109 |
| PIC16C54C/C55A/C56A/C57C/C58B-40 | |
| Commercial | 157, 158 |
| PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B | |
| Commercial | 134, 138 |
| Extended | 137, 138 |
| Industrial | 134, 138 |
| PIC16CR54A | |
| Commercial | 80, 83 |

Extended 82, 84

Industrial 80, 83

PIC16LV54A

 Commercial 108, 109

 Industrial 108, 109

DECFSZ 54

Development Support 61

Device Characterization

 PIC16C54/55/56/57/CR54A 91

 PIC16C54A 117

 PIC16C54C/C55A/C56A/C57C/C58B-40 165

Device Reset Timer (DRT) 23

Device Varieties 7

Digit Carry (DC) bit 9, 29

DRT 23

E

Electrical Specifications

 PIC16C54/55/56/57 67

 PIC16C54A 103

 PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B 131

 PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/C58B/CR58B-40 155

 PIC16CR54A 79

Errata 3

External Power-On Reset Circuit 21

F

Family of Devices

 PIC16C5X 6

FSR Register 33

 Value on reset 20

G

General Purpose Registers

 Value on reset 20

GOTO 31, 55

H

High-Performance RISC CPU 1

I

I/O Interfacing 35

I/O Ports 35

I/O Programming Considerations 36

ICEPIC In-Circuit Emulator 62

ID Locations 43, 47

INCF 55

INCFSZ 55

INDF Register 33

 Value on reset 20

Indirect Data Addressing 33

Instruction Cycle 13

Instruction Flow/Pipelining 13

Instruction Set Summary 49

IORLW 56

IORWF 56

K

KeeLoq Evaluation and Programming Tools 64

L

Loading of PC 31

PIC16C5X
