

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6.25V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc54at-04-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

## 4.3 External Crystal Oscillator Circuit

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A welldesigned crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 4-3 shows an implementation example of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 4-3: EXAMPLE OF EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



Figure 4-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.



# 6.0 MEMORY ORGANIZATION

PIC16C5X memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS Register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

## 6.1 Program Memory Organization

The PIC16C54, PIC16CR54 and PIC16C55 have a 9bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 6-1). The PIC16C56 and PIC16CR56 have a 10-bit Program Counter (PC) capable of addressing a 1K x 12 program memory space (Figure 6-2). The PIC16CR57, PIC16C58 and PIC16CR58 have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 6-3). Accessing a location above the physically implemented address will cause a wraparound.

A NOP at the RESET vector location will cause a restart at location 000h. The RESET vector for the PIC16C54, PIC16CR54 and PIC16C55 is at 1FFh. The RESET vector for the PIC16C56 and PIC16CR56 is at 3FFh. The RESET vector for the PIC16C57, PIC16CR57, PIC16C58, and PIC16CR58 is at 7FFh. See Section 6.5 for additional information using CALL and GOTO instructions.

#### FIGURE 6-1: PIC16C54/CR54/C55 PROGRAM MEMORY MAP AND STACK



#### FIGURE 6-2:

#### PIC16C56/CR56 PROGRAM MEMORY MAP AND STACK



FIGURE 6-3:

PIC16C57/CR57/C58/ CR58 PROGRAM MEMORY MAP AND STACK



# PIC16C5X

RLF	Rotate Left f through Carry					
Syntax:	[ <i>label</i> ] RLF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$					
Operation:	See description below					
Status Affected:	С					
Encoding:	0011 01df ffff					
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	RLF REG1,0					
Before Instru REG1 C After Instruct	= 1110 0110 = 0 tion					
REG1 W C	= 1110 0110 = 1100 1100 = 1					

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 00df ffff
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag (STATUS<0>). If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	RRF REG1,0
Before Instru REG1 C After Instruct	$= 1110 0110 \\ = 0$
REG1 W C	= 1110 0110 = 0111 0011 = 0

SLEEP	Enter SLEEP Mode
Syntax:	[ <i>label</i> ] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \text{ prescaler; if assigned} \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Encoding:	0000 0000 0011
Description:	Time-out status bit $(\overline{TO})$ is set. The power-down status bit $(\overline{PD})$ is cleared. The WDT and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more details.
Words:	1
Cycles:	1
Example:	SLEEP

# PIC16C5X

XORLW	Exclusiv	e OR lite	eral with	w		
Syntax:	[label]	XORLW	k			
Operands:	$0 \le k \le 2$	55				
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Encoding:	1111	kkkk	kkkk			
Description: The contents of the W register XOR'ed with the eight bit litera The result is placed in the W re ter.			eral 'k'.			
Words:	1					
Cycles:	1					
Example:	XORLW	0xAF				
Before Instru W = After Instruct W =	0xB5					

Exclusive OR W with f					
[ label ] XORWF f,d	-				
$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$					
(W) .XOR. (f) $\rightarrow$ (dest)	(W) .XOR. (f) $\rightarrow$ (dest)				
ted: Z					
0001 10df ffff					
W register with register 'f'. If 'd' is 0 the result is stored in the W regis- ter. If 'd' is 1 the result is stored back in register 'f'.					
1					
1					
XORWF REG,1					
Instruction G = 0xAF = 0xB5 struction G = 0x1A = 0xB5					
the result is stored in t ter. If 'd' is 1 the result back in register 'f'. 1 1 XORWF REG, 1 nstruction G = 0xAF = 0xB5 struction	er 'f'. If 'd' is 0 the W regis-				

# TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

	- - - -	6 33 520 540 540 540 540 540 540 540 540 540 54	мсь мс <i>в</i>
MPLAB <sup>®</sup> C17 C complex         I	> > > >	>	
MPLAB <sup>®</sup> C18 C compiler         I		· · ·	
MPASN™ Assembler/ MPLNW™ Object Linker         ×		× ×	
MPLAB® (CE In-Circuit Emulator	> > > >	> > > >	~
ICEPIC <sup>M</sup> In-Circuit Emulator       ✓ <t< th=""><th></th><th></th><th></th></t<>			
MPLAB® ICD In-Circuit         ·· </th <th>&gt;</th> <th></th> <th></th>	>		
PICSTART® Plus Entry Level <th< th=""><th></th><th>&gt;</th><th></th></th<>		>	
PRO MATE® II       · · · · · · · · · · · · · · · · · · ·	> > >	> >	
PICDEMTW 1 Demonstration   <	> > >	> > > >	<b>`</b>
PICDEMTW 2 Demonstration	>		
PICDEMTW 3 Demonstration         PICDEMTW 3 Demonstration         PICDEMTW 3 Demonstration         PICDEMTW 14A Demonstration         PICDE	×+	>	
PICDEM <sup>TM</sup> 14A Demonstration Board PICDEM <sup>TM</sup> 17 Demonstration Board KEELoa <sup>®</sup> Evaluation Kit KEELoa <sup>®</sup> Transponder Kit microlD <sup>TM</sup> Programmer's Kit 125 KHz microlD <sup>TM</sup>	*		
		>	
			<ul> <li></li> </ul>
			>
			>
Developer's Kit			>
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit			>
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit			>
MCP2510 CAN Developer's Kit			×

© 1997-2013 Microchip Technology Inc.


# 12.6 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	nS	
	PO	
Т		
F	Frequency	T Time
Lowe	ercase letters (pp) and their meanings:	
рр		
2	to	mc MCLR
ck	CLKOUT	osc oscillator
су	cycle time	os OSC1
drt	device reset timer	t0 T0CKI
io	I/O port	wdt watchdog timer
Uppe	ercase letters and their meanings:	
S		
F	Fall	P Period
Н	High	R Rise
I	Invalid (Hi-impedance)	V Valid
L	Low	Z Hi-impedance

## FIGURE 12-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54/55/56/57



## 13.1 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

PIC16LCR54A-04 PIC16LCR54A-04I (Commercial, Industrial)				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)}\\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial}\\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$				
PIC16CR54A-04, 10, 20 PIC16CR54A-04I, 10I, 20I (Commercial, Industrial)			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ \end{array} $					
Param No. Symbol Characteristic/Device				Тур†	Max	Units	Conditions	
	Vdd	Supply Voltage						
D001		PIC16LCR54A	2.0		6.25	V		
D001 D001A		PIC16CR54A	2.5 4.5	_	6.25 5.5	V V	RC and XT modes HS mode	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_	—	V/ms	See Section 5.1 for details on Power-on Reset	
	Idd	Supply Current <sup>(2)</sup>						
D005		PICLCR54A	_	10	20 70	μΑ μΑ	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 6.0V	
D005A		PIC16CR54A		2.0 0.8 90	3.6 1.8 350	mA mA μA	<b>RC<sup>(3)</sup> and XT modes:</b> Fosc = 4.0 MHz, VDD = 6.0V Fosc = 4.0 MHz, VDD = 3.0V Fosc = 200 kHz, VDD = 2.5V <b>HS mode:</b>	
				4.8 9.0	10 20	mA mA	Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V	

Legend: Rows with standard voltage device data only are shaded for improved readability.

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .


# 13.5 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	ρS	
Т		
F	Frequency	T Time
Lowe	ercase letters (pp) and their meanings:	
рр		
2	to	mc MCLR
ck	CLKOUT	osc oscillator
су	cycle time	os OSC1
drt	device reset timer	t0 T0CKI
io	I/O port	wdt watchdog timer
Uppe	ercase letters and their meanings:	
S		
F	Fall	P Period
н	High	R Rise
T	Invalid (Hi-impedance)	V Valid
L	Low	Z Hi-impedance

## FIGURE 13-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16CR54A



AC Characteristics		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_	_	ns	XT osc mode
			250	—	—	ns	HS osc mode (04)
			100	—		ns	HS osc mode (10)
			50	—		ns	HS osc mode (20)
			5.0	_	_	μS	LP OSC mode
		Oscillator Period <sup>(1)</sup>	250		_	ns	RC OSC mode
			250	—	10,000	ns	XT OSC mode
			250	—	250	ns	HS OSC mode (04)
			100	—	250	ns	HS osc mode (10)
			50	—	250	ns	HS osc mode (20)
			5.0	_	200	μS	LP OSC mode
2	Тсу	Instruction Cycle Time <sup>(2)</sup>	—	4/Fosc		_	
3	TosL, TosH	Clock in (OSC1) Low or High	50*		_	ns	XT oscillator
		Time	20*	—	—	ns	HS oscillator
			2.0*	_	—	μS	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall	_	—	25*	ns	XT oscillator
		Time	—	—	25*	ns	HS oscillator
			_	—	50*	ns	LP oscillator

TABLE 13-1:	EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A
-------------	---


These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

when an external clock input is used, the "max" cycle time limit is "Du" (no clock) for all device

2: Instruction cycle period (TcY) equals four times the input oscillator time base period.



## TABLE 13-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR54A

AC Characteristics		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units		
10	TosH2ckL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>	—	15	30**	ns		
11	TosH2ckH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>	—	15	30**	ns		
12	TckR	CLKOUT rise time <sup>(1)</sup>	—	5.0	15**	ns		
13	TckF	CLKOUT fall time <sup>(1)</sup>	—	5.0	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	—	40**	ns		
15	TioV2ckH	Port in valid before CLKOUT <sup>(1)</sup>	0.25 TCY+30*	—		ns		
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	—		ns		
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid <sup>(2)</sup>	—	—	100*	ns		
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	—	ns		
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns		
20	TioR	Port output rise time <sup>(2)</sup>	_	10	25**	ns		
21	TioF	Port output fall time <sup>(2)</sup>	-	10	25**	ns		

\* These parameters are characterized but not tested.

- \*\* These parameters are design targets and are not tested. No characterization data available at this time.
- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.


2: Please refer to Figure 13.1 for load conditions.



#### FIGURE 14-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED








## FIGURE 14-18:

#### TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



## 15.3 DC Characteristics: PIC16LV54A-02 (Commercial) PIC16LV54A-02I (Industrial)


PIC16LV54A-02 PIC16LV54A-02I (Commercial, Industrial)			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array} $				
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage RC and XT modes	2.0	_	3.8	V	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*		—	V/ms	See Section 5.1 for details on Power-on Reset
D010	IDD	<b>Supply Current<sup>(2)</sup></b> RC <sup>(3)</sup> and XT modes LP mode, Commercial LP mode, Industrial		0.5 11 14	— 27 35	μA	Fosc = 2.0 MHz, VDD = 3.0V Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled
D020	IPD	<b>Power-down Current<sup>(2,4)</sup></b> Commercial Commercial Industrial Industrial		2.5 0.25 3.5 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled

These parameters are characterized but not tested.


- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection on wake-up from SLEEP mode or during initial power-up.

NOTES:










© 1997-2013 Microchip Technology Inc.

# PIC16C5X

FIGURE 19-1: PIC16C54C/C55A/C56A/C57C/C58B-40 VOLTAGE-FREQUENCY GRAPH,  $0^{\circ}C \le T_A \le +70^{\circ}C$ 





- **2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.
- **3:** Operation between 20 to 40 MHz requires the following:
  - VDD between 4.5V. and 5.5V
  - OSC1 externally driven
  - OSC2 not connected
  - HS mode
  - Commercial temperatures

Devices qualified for 40 MHz operation have -40 designation (ex: PIC16C54C-40/P).

4: For operation between DC and 20 MHz, see Section 17.1.

# **19.3 Timing Parameter Symbology and Load Conditions**

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS


2. TppS						
Т						
F	Frequency	T Time				
Lowe	Lowercase letters (pp) and their meanings:					
рр						
2	to	mc MCLR				
ck	CLKOUT	osc oscillator				
су	cycle time	os OSC1				
drt	device reset timer	t0 T0CKI				
io	I/O port	wdt watchdog timer				
Uppe	Uppercase letters and their meanings:					
S						
F	Fall	P Period				
н	High	R Rise				
Ι	Invalid (Hi-impedance)	V Valid				
L	Low	Z Hi-impedance				


### FIGURE 19-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS -PIC16C54C/C55A/C56A/C57C/C58B-40





### 28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		INCHES		N	IILLIMETERS	)*
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026			0.65	
Overall Height	А	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.319	7.59	7.85	8.10
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.396	.402	.407	10.06	10.20	10.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
Fror	From: Name							
	Company							
Telephone:								
	blication (optional):							
VVOL	uld you like a reply?YN							
Dev	vice: PIC16C5X Literatur	re Number: DS30453E						
Que	estions:							
1.	What are the best features of this docume	ent?						
2.	How does this document meet your hardv	vare and software development needs?						
3.	B. Do you find the organization of this data sheet easy to follow? If not, why?							
4.	4. What additions to the data sheet do you think would enhance the structure and subject?							
_								
5.	What deletions from the data sheet could	be made without affecting the overall usefulness?						
6	Is there any incorrect or misleading inform	nation (what and where)?						
0.	is there any mooneet of misleading mon							
	-							
7.	How would you improve this document?							
•								
8.	How would you improve our software, sys	stems, and silicon products?						