E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 12 |
| Program Memory Size | 768B (512 x 12) |
| Program Memory Type | OTP |
| EEPROM Size | |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 6.25V |
| Data Converters | |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc54at-04e-ss |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Device Differences

| Device | Voltage Range | Oscillator Selection (Program) | Oscillator | Process Technology (Microns) | ROM Equivalent | MCLR Filter |
|------------|------------------|--------------------------------------|------------|------------------------------------|-------------------|----------------|
| PIC16C54 | 2.5-6.25 | Factory | See Note 1 | 1.2 | PIC16CR54A | No |
| PIC16C54A | 2.0-6.25 | User | See Note 1 | 0.9 | — | No |
| PIC16C54C | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR54C | Yes |
| PIC16C55 | 2.5-6.25 | Factory | See Note 1 | 1.7 | — | No |
| PIC16C55A | 2.5-5.5 | User | See Note 1 | 0.7 | — | Yes |
| PIC16C56 | 2.5-6.25 | Factory | See Note 1 | 1.7 | — | No |
| PIC16C56A | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR56A | Yes |
| PIC16C57 | 2.5-6.25 | Factory | See Note 1 | 1.2 | — | No |
| PIC16C57C | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR57C | Yes |
| PIC16C58B | 2.5-5.5 | User | See Note 1 | 0.7 | PIC16CR58B | Yes |
| PIC16CR54A | 2.5-6.25 | Factory | See Note 1 | 1.2 | N/A | Yes |
| PIC16CR54C | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR56A | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR57C | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |
| PIC16CR58B | 2.5-5.5 | Factory | See Note 1 | 0.7 | N/A | Yes |

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Note: The table shown above shows the generic names of the PIC16C5X devices. For device varieties, please refer to Section 2.0.

NOTES:



FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

5.0 RESET

PIC16C5X devices may be RESET in one of the following ways:

- Power-On Reset (POR)
- MCLR Reset (normal operation)
- MCLR Wake-up Reset (from SLEEP)
- WDT Reset (normal operation)
- WDT Wake-up Reset (from SLEEP)

Table 5-1 shows these RESET conditions for the PCL and STATUS registers.

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-On Reset (POR), MCLR or WDT Reset. A MCLR or WDT wake-up from SLEEP also results in a device RESET, and not a continuation of operation before SLEEP. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different RESET conditions (Table 5-1). These bits may be used to determine the nature of the RESET.

Table 5-3 lists a full description of RESET states of all registers. Figure 5-1 shows a simplified block diagram of the On-chip Reset circuit.

TABLE 5-1: STATUS BITS AND THEIR SIGNIFICANCE

| Condition | ТО | PD |
|-------------------------------|----|----|
| Power-On Reset | 1 | 1 |
| MCLR Reset (normal operation) | u | u |
| MCLR Wake-up (from SLEEP) | 1 | 0 |
| WDT Reset (normal operation) | 0 | 1 |
| WDT Wake-up (from SLEEP) | 0 | 0 |

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH RESET

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | <u>Value</u> on MCLR and WDT Reset |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-----------------|--|
| 03h | STATUS | PA2 | PA1 | PA0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |

Legend: u = unchanged, x = unknown, q = see Table 5-1 for possible values.

6.0 MEMORY ORGANIZATION

PIC16C5X memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS Register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

6.1 Program Memory Organization

The PIC16C54, PIC16CR54 and PIC16C55 have a 9bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 6-1). The PIC16C56 and PIC16CR56 have a 10-bit Program Counter (PC) capable of addressing a 1K x 12 program memory space (Figure 6-2). The PIC16CR57, PIC16C58 and PIC16CR58 have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 6-3). Accessing a location above the physically implemented address will cause a wraparound.

A NOP at the RESET vector location will cause a restart at location 000h. The RESET vector for the PIC16C54, PIC16CR54 and PIC16C55 is at 1FFh. The RESET vector for the PIC16C56 and PIC16CR56 is at 3FFh. The RESET vector for the PIC16C57, PIC16CR57, PIC16C58, and PIC16CR58 is at 7FFh. See Section 6.5 for additional information using CALL and GOTO instructions.

FIGURE 6-1: PIC16C54/CR54/C55 PROGRAM MEMORY MAP AND STACK



FIGURE 6-2:

PIC16C56/CR56 PROGRAM MEMORY MAP AND STACK



FIGURE 6-3:

PIC16C57/CR57/C58/ CR58 PROGRAM MEMORY MAP AND STACK



6.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers and General Purpose Registers.

The Special Function Registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16C54, PIC16CR54, PIC16C56 and PIC16CR56, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 6-4).

For the PIC16C55, the register file is composed of 8 Special Function Registers and 24 General Purpose Registers.

For the PIC16C57 and PIC16CR57, the register file is composed of 8 Special Function Registers, 24 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 6-5).

For the PIC16C58 and PIC16CR58, the register file is composed of 7 Special Function Registers, 25 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 6-6).

6.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR Register is described in Section 6.7.

FIGURE 6-4: PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56 REGISTER



CONFIGURATION WORD FOR PIC16C54/C55/C56/C57 **REGISTER 9-2:**

| | | | | | | | İ | СР | WDTE | FOSC1 | FOSC0 |
|-----------|------------|--------------------|--------------|------------|---------------------|-------------|-----------|---------|-------------|------------|---------|
| | | _ | _ | _ | | | | CP | WDIE | FUSCI | |
| bit 11 | | | | | | | | | | | bit 0 |
| | | | | | | | | | | | |
| bit 11-4: | Unimple | mented | Read as ' | 0' | | | | | | | |
| bit 3: | CP: Cod | e protecti | on bit. | | | | | | | | |
| | | e protecti | | | | | | | | | |
| | 0 = Code | e protectio | on on | | | | | | | | |
| bit 2: | WDTE: \ | Vatchdog | timer ena | ble bit | | | | | | | |
| | 1 = WDT | enabled | | | | | | | | | |
| | 0 = WDT | disabled | | | | | | | | | |
| bit 1-0: | FOSC1:I | FOSC0: (| Oscillator s | election b | oits ⁽²⁾ | | | | | | |
| | 00 = LF | oscillato | or | | | | | | | | |
| | 01 = X | 01 = XT oscillator | | | | | | | | | |
| | | S oscillato | | | | | | | | | |
| | 11 = R | C oscillate | or | | | | | | | | |
| Note 1. | Refer to t | ha PIC16 | C5X Prog | rammina | Specificat | ions (Liter | atura Num | her DS3 | 190) to d | otormino l | now to |
| | | | iration wor | 0 | opeemear | | | | , 100) to u | | 1011 10 |
| 2: | | • | orts XT, R | | oscillator | onlv. | | | | | |
| | | | | | | - 1 | | | | | |
| Legend: | | | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | 1 = bit is set | 0 = bit is cleared | x = bit is unknown |

PIC16C5X

| COMF | Complement f |
|--|---|
| Syntax: | [label] COMF f,d |
| Operands: | $\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$ |
| Operation: | $(\overline{f}) \rightarrow (dest)$ |
| Status Affected: | Z |
| Encoding: | 0010 01df ffff |
| Description: | The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | COMF REG1,0 |
| Before Instru REG1 After Instruct REG1 W | = 0x13 |

| DECF | Decreme | ent f | | | | |
|---|---|--|------|--|--|--|
| Syntax: | [label] DECF f,d | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | | | | |
| Operation: | $(f) - 1 \rightarrow$ | (dest) | | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 0000 | 11df | ffff | | | |
| Description: | Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example: | DECF | CNT, | 1 | | | |
| Before Instru CNT Z After Instruct CNT Z | = 0 = 0 ion | <01 | | | | |

| DECFSZ | Decrement f, Skip if 0 |
|---|---|
| Syntax: | [label] DECFSZ f,d |
| Operands: | $\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$ |
| Operation: | (f) $-1 \rightarrow d$; skip if result = 0 |
| Status Affected: | None |
| Encoding: | 0010 11df ffff |
| Description: | The contents of register 'f' are dec- remented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction. |
| Words: | 1 |
| Cycles: | 1(2) |
| Example: | HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • |
| Before Instru PC | = address (HERE) |
| After Instruct CNT if CNT PC if CNT PC | tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1) |

| SUBWF | Subt | ract W | from f |
|------------------|-------------------|----------------------|--|
| Syntax: | [label | JSL | JBWF f,d |
| Operands: | $0 \le f$ | ≤ 31 | |
| • | d ∈ [0 | D,1] | |
| Operation: | (f) – (| W) \rightarrow | (dest) |
| Status Affected: | C, DO | C, Z | |
| Encoding: | 000 | - 1 | Odf ffff |
| Description: | | | s complement method) ter from register 'f'. If 'd' |
| | is 0 tł regist | ne resu er. If 'o | It is stored in the W I' is 1 the result is in register 'f'. |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example 1: | SUBW | FF | REG1, 1 |
| Before Instru | ction | | |
| REG1 | = | 3 | |
| W | = | 2 | |
| С | = | ? | |
| After Instruct | ion | | |
| REG1 | = | 1 | |
| W C | = | 2 1 | , recult is positive |
| Example 2: | = | I | ; result is positive |
| Before Instru | ction | | |
| REG1 | = | 2 | |
| W | = | 2 | |
| C | = | ? | |
| After Instruct | ion | | |
| REG1 | = | 0 | |
| W | = | 2 | |
| С | = | 1 | ; result is zero |
| Example 3: | | | |
| Before Ins | tructio | | |
| REG1 | = | 1 | |
| W | = | 2 | |
| C | = | ? | |
| After Instruct | | 0.VEE | |
| REG1 W | = | 0xFF 2 | |
| C | _ | 2 | ; result is negative |
| Ũ | - | U | , isourio nogativo |

| SWAPF | Swap Nibbles in f | | | |
|---|--|--|--|--|
| Syntax: | [label] SWAPF f,d | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | | | |
| Operation: | $(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0011 10df ffff | | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | SWAPF REG1, 0 | | | |
| REG1 After Instruct REG1 W | = 0xA5 ion = 0xA5 = 0x5A | | | |
| TRIS | Load TRIS Register | | | |
| Syntax: | [<i>label</i>] TRIS f | | | |
| Operands: | f = 5, 6 or 7 | | | |
| Operation: | (W) \rightarrow TRIS register f | | | |
| Status Affected: | None | | | |
| Encoding: | 0000 0000 0fff | | | |
| Description: | TRIS register 'f' ($f = 5, 6, or 7$) is loaded with the contents of the W register. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | TRIS PORTB | | | |
| Before Instruction W = 0xA5 After Instruction TRISB = 0xA5 | | | | |

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

11.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

11.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

11.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.


12.6 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

| 2. Tp | nS | |
|-------|---|--------------------|
| | PO | |
| Т | | |
| F | Frequency | T Time |
| Lowe | ercase letters (pp) and their meanings: | |
| рр | | |
| 2 | to | mc MCLR |
| ck | CLKOUT | osc oscillator |
| су | cycle time | os OSC1 |
| drt | device reset timer | t0 T0CKI |
| io | I/O port | wdt watchdog timer |
| Uppe | ercase letters and their meanings: | |
| S | | |
| F | Fall | P Period |
| Н | High | R Rise |
| I | Invalid (Hi-impedance) | V Valid |
| L | Low | Z Hi-impedance |

FIGURE 12-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54/55/56/57



13.1 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

| PIC16LCR54A-04 PIC16LCR54A-04I (Commercial, Industrial) | | | | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \end{array}$ | | | | | | | | | |
|---|-----------------------------------|---|------------|--|-------------------|----------------|---|--|--|--|--|--|--|
| PIC16CR54A-04, 10, 20 PIC16CR54A-04I, 10I, 20I (Commercial, Industrial) | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | | |
| Param No. | Symbol | Characteristic/Device | Min | Тур† | Max Units | | Conditions | | | | | | |
| | Vdd | Supply Voltage | | | | | | | | | | | |
| D001 | | PIC16LCR54A | 2.0 | _ | 6.25 | V | | | | | | | |
| D001 D001A | | PIC16CR54A | 2.5 4.5 | _ | 6.25 5.5 | V V | RC and XT modes HS mode | | | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | _ | V | Device in SLEEP mode | | | | | | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | See Section 5.1 for details on Power-on Reset | | | | | | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | | — | V/ms | See Section 5.1 for details on Power-on Reset | | | | | | |
| | IDD Supply Current ⁽²⁾ | | | | | | | | | | | | |
| D005 | | PICLCR54A | _ | 10 | 20 70 | μΑ μΑ | Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 6.0V | | | | | | |
| D005A | | PIC16CR54A | | 2.0 0.8 90 | 3.6 1.8 350 | mA mA μA | RC ⁽³⁾ and XT modes: Fosc = 4.0 MHz, VDD = 6.0V Fosc = 4.0 MHz, VDD = 3.0V Fosc = 200 kHz, VDD = 2.5V | | | | | | |
| | | | _ | 4.8 9.0 | 10 20 | mA mA | HS mode: Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V | | | | | | |

Legend: Rows with standard voltage device data only are shaded for improved readability.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .

FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC16CR54A




TABLE 13-4: TIMER0 CLOCK REQUIREMENTS - PIC16CR54A

| | AC Chara | acteristics | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq TA \leq +70^\circ C \mbox{ for commercial} \\ -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$ | | | | | | | | |
|--------------|----------|-------------|--|------------------------------|------|-----|----------|--|--|--|--|
| Param No. | Symbol | | Characteristic | Min | Тур† | Max | Units | Conditions | | | |
| 40 | Tt0H | T0CKI High | Pulse Width - No Prescaler - With Prescaler | 0.5 Tcy + 20* 10* | | _ | ns ns | | | | |
| 41 | TtOL | T0CKI Low | Pulse Width - No Prescaler - With Prescaler | 0.5 Tcy + 20* 10* | | | ns ns | - | | | |
| 42 | Tt0P | T0CKI Perio | od | 20 or <u>Tcy + 40</u> * N | | — | ns | Whichever is greater. N = Prescale Value (1, 2, 4,, 256) | | | |

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






FIGURE 14-16: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD



PIC16C5X

FIGURE 16-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)







 Typical: statistical mean @ 25°C.

 Maximum: mean + 3s (-40°C to 125°C)

 Minimum: mean - 3s (-40°C to 125°C)
 </tr

FIGURE 16-14: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 300 PF, 25°C)

FIGURE 16-15: MAXIMUM IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 300 PF, -40°C to +85°C)







FIGURE 16-17: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD



FIGURE 20-9: IOL vs. VOL, VDD = 5 V



ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events