



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 4MHz   |
| Connectivity               | -  |
| Peripherals                | POR, WDT   |
| Number of I/O              | 12   |
| Program Memory Size        | 768B (512 x 12)  |
| Program Memory Type        | OTP  |
| EEPROM Size                | -  |
| RAM Size                   | 25 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V  |
| Data Converters            | -  |
| Oscillator Type            | External   |
| Operating Temperature      | 0°C ~ 70°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 18-SOIC (0.295", 7.50mm Width)   |
| Supplier Device Package    | 18-SOIC  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc54c-04-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

## 8.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
  - Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Edge select for external clock

Figure 8-1 is a simplified block diagram of the Timer0 module, while Figure 8-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 8-3 and Figure 8-4). The user can work around this by writing an adjusted value to the TMR0 register.



Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 8.1.

Note: The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both.

The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 8.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 8-1.



#### FIGURE 8-2: ELECTRICAL STRUCTURE OF TOCKI PIN



## 8.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

## 8.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 8-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

## 8.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 8-5 shows the delay from the external clock edge to the timer incrementing.



the error in measuring the interval between two edges on Timer0 input =  $\pm 4$ Tosc max.

© 1997-2013 Microchip Technology Inc.





NOTES:

# 10.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 10-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers in that bank is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

| TABLE 10-1: | OPCODE FIELD |
|-------------|--------------|
|             | DESCRIPTIONS |

| Field         | Description                                     |
|---------------|---|
| f             | Register file address (0x00 to 0x1F)            |
| W             | Working register (accumulator)                  |
| b             | Bit address within an 8-bit file register       |
| k             | Literal field, constant data or label           |
| x             | Don't care location (= 0 or 1)                  |
|               | The assembler will generate code with $x = 0$ . |
|               | It is the recommended form of use for com-      |
|               | patibility with all Microchip software tools.   |
| d             | Destination select;                             |
|               | d = 0 (store result in W)                       |
|               | d = 1 (store result in file register 'f')       |
|               | Default is d = 1                                |
| label         | Label name                                      |
| TOS           | Top of Stack                                    |
| PC            | Program Counter                                 |
| WDT           | Watchdog Timer Counter                          |
| TO            | Time-out bit                                    |
| PD            | Power-down bit                                  |
| dest          | Destination, either the W register or the       |
|               | specified register file location                |
| [ ]           | Options   |
| ( )           | Contents  |
| $\rightarrow$ | Assigned to                                     |
| < >           | Register bit field                              |
| E             | In the set of                                   |
| italics       | User defined term (font is courier)             |

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time would be 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time would be 2  $\mu$ s.

Figure 10-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

# FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

| Byte-oriented file register operations  |       |                  |  |  |  |  |  |  |
|---|-------|------------------|--|--|--|--|--|--|
| <u>11 6</u>   | 5     | 4 0              |  |  |  |  |  |  |
| OPCODE  | d     | f (FILE #)       |  |  |  |  |  |  |
| d = 0 for destination W<br>d = 1 for destination f<br>f = 5-bit file register address |       |                  |  |  |  |  |  |  |
| Bit-oriented file register  | r ope | erations         |  |  |  |  |  |  |
| 11 8  | 7     | 5 4 0            |  |  |  |  |  |  |
| OPCODE  | b (Bl | IT #) f (FILE #) |  |  |  |  |  |  |
| Literal and control ope   | ratio | ns (except GOTO) |  |  |  |  |  |  |
| <u>11</u>   | 8     | 7 0              |  |  |  |  |  |  |
| OPCODE  |       | k (literal)      |  |  |  |  |  |  |
| k = 8-bit immediate value   |       |                  |  |  |  |  |  |  |
| Literal and control operations - GOTO instruction                                     |       |                  |  |  |  |  |  |  |
| 11  | 9     | 8 0              |  |  |  |  |  |  |
| OPCODE k (literal)  |       |                  |  |  |  |  |  |  |
| k = 9-bit immediate value   |       |                  |  |  |  |  |  |  |

<sup>© 1997-2013</sup> Microchip Technology Inc.

| BSF  | Bit Set f  |         |      |  |  |  |  |  |
|--|--|---------|------|--|--|--|--|--|
| Syntax:  | [label]  | BSF f,b |      |  |  |  |  |  |
| Operands:  | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |         |      |  |  |  |  |  |
| Operation:   | $1 \rightarrow (f < b)$  | >)      |      |  |  |  |  |  |
| Status Affected:   | None   |         |      |  |  |  |  |  |
| Encoding:  | 0101   | bbbf    | ffff |  |  |  |  |  |
| Description:   | Bit 'b' in register 'f' is set.                                    |         |      |  |  |  |  |  |
| Words:   | 1  |         |      |  |  |  |  |  |
| Cycles:  | 1  |         |      |  |  |  |  |  |
| Example: BSF FLAG_REG, 7                                   |  |         |      |  |  |  |  |  |
| Before Instruction<br>FLAG_REG = 0x0A<br>After Instruction |  |         |      |  |  |  |  |  |
| FLAG_F   | REG = C  | )x8A    |      |  |  |  |  |  |

| BTFSC   | Bit Test f, Skip if Clear   |  |                            |  |  |  |  |  |  |
|---|---|--|----------------------------|--|--|--|--|--|--|
| Syntax:   | [ label ]   | BTFSC  | f,b                        |  |  |  |  |  |  |
| Operands:   | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$  |  |                            |  |  |  |  |  |  |
| Operation:  | skip if (f  | <b>) = 0</b>                                   |                            |  |  |  |  |  |  |
| Status Affected:  | None  |  |                            |  |  |  |  |  |  |
| Encoding:   | 0110  | bbbf   | ffff                       |  |  |  |  |  |  |
| Description:  | If bit 'b' in register 'f' is 0 then the<br>next instruction is skipped.<br>If bit 'b' is 0 then the next instruc-<br>tion fetched during the current<br>instruction execution is discarded,<br>and a NOP is executed instead,<br>making this a 2-cycle instruction |  |                            |  |  |  |  |  |  |
| Words:  | 1   |  |                            |  |  |  |  |  |  |
| Cycles:   | 1(2)  |  |                            |  |  |  |  |  |  |
| Example:  | HERE BTFSC FLAG,1<br>FALSE GOTO PROCESS_CODE<br>TRUE •<br>•   |  |                            |  |  |  |  |  |  |
| Before Instru   | ction   |  |                            |  |  |  |  |  |  |
| PC<br>After Instructi<br>if FLAG<<br>PC<br>if FLAG<<br>PC | =<br>(1> =<br>(1> =<br>(1> =<br>=   | address<br>0,<br>address (<br>1,<br>address (1 | (HERE)<br>TRUE);<br>FALSE) |  |  |  |  |  |  |

| BTFSS               | Bit Test f, Skip if Set  |  |  |  |  |  |  |  |  |  |
|---------------------|--|--|--|--|--|--|--|--|--|--|
| Syntax:             | [label] BTFSS f,b  |  |  |  |  |  |  |  |  |  |
| Operands:           | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$  |  |  |  |  |  |  |  |  |  |
| Operation:          | skip if (f <b>) = 1</b>  |  |  |  |  |  |  |  |  |  |
| Status Affected:    | None   |  |  |  |  |  |  |  |  |  |
| Encoding:           | 0111 bbbf ffff   |  |  |  |  |  |  |  |  |  |
| Description:        | If bit 'b' in register 'f' is '1' then the<br>next instruction is skipped.<br>If bit 'b' is '1', then the next instruc-<br>tion fetched during the current<br>instruction execution, is discarded<br>and a NOP is executed instead,<br>making this a 2-cycle instruction |  |  |  |  |  |  |  |  |  |
| Words:              | 1  |  |  |  |  |  |  |  |  |  |
| Cycles:             | 1(2)   |  |  |  |  |  |  |  |  |  |
| Example:            | HERE BTFSS FLAG,1<br>FALSE GOTO PROCESS_CODE<br>TRUE •<br>•  |  |  |  |  |  |  |  |  |  |
| Before Instr        | ruction  |  |  |  |  |  |  |  |  |  |
| PC                  | = address (HERE)   |  |  |  |  |  |  |  |  |  |
| After Instruc       | ction  |  |  |  |  |  |  |  |  |  |
|                     | < i > = 0,<br>= address (FALSE)  |  |  |  |  |  |  |  |  |  |
| if FLAG<            | <1> = 1.   |  |  |  |  |  |  |  |  |  |
| PC = address (TRUE) |  |  |  |  |  |  |  |  |  |  |

# PIC16C5X

| XORLW Exclusive OR literal with W             |  |       |      |  |  |  |  |  |
|---|--|-------|------|--|--|--|--|--|
| Syntax:                                       | [ <i>label</i> ]   | XORLW | k    |  |  |  |  |  |
| Operands:                                     | $0 \le k \le 255$  |       |      |  |  |  |  |  |
| Operation:                                    | (W) .XOR. $k \rightarrow (W)$  |       |      |  |  |  |  |  |
| Status Affected:                              | Z  |       |      |  |  |  |  |  |
| Encoding:                                     | 1111   | kkkk  | kkkk |  |  |  |  |  |
| Description:                                  | The contents of the W register are<br>XOR'ed with the eight bit literal 'k'.<br>The result is placed in the W regis-<br>ter. |       |      |  |  |  |  |  |
| Words:  | 1  |       |      |  |  |  |  |  |
| Cycles:                                       | 1  |       |      |  |  |  |  |  |
| Example:                                      | XORLW  | 0xAF  |      |  |  |  |  |  |
| Before Instru<br>W =<br>After Instruct<br>W = | ction<br>0xB5<br>ion<br>0x1A   |       |      |  |  |  |  |  |

| XORWF             | Exclusive OR W with f   |          |      |  |  |  |  |
|-------------------|---|----------|------|--|--|--|--|
| Syntax:           | [ label ]   | XORWF    | f,d  |  |  |  |  |
| Operands:         | $0 \le f \le 3$<br>$d \in [0, 1]$   | 31<br> ] |      |  |  |  |  |
| Operation:        | (W) .XOR. (f) $\rightarrow$ (dest)  |          |      |  |  |  |  |
| Status Affected:  | : Z   |          |      |  |  |  |  |
| Encoding:         | 0001  | 10df     | ffff |  |  |  |  |
| Description:      | Exclusive OR the contents of the<br>W register with register 'f'. If 'd' is 0<br>the result is stored in the W regis-<br>ter. If 'd' is 1 the result is stored<br>back in register 'f'. |          |      |  |  |  |  |
| Words:            | 1   |          |      |  |  |  |  |
| Cycles:           | 1   |          |      |  |  |  |  |
| Example           | XORWF   | REG,1    |      |  |  |  |  |
| Before Instru     | ction   |          |      |  |  |  |  |
| REG               | = (   | 0xAF     |      |  |  |  |  |
| W                 | = (   | 0xB5     |      |  |  |  |  |
| After Instruction |   |          |      |  |  |  |  |
| REG               | =   | 0x1A     |      |  |  |  |  |
| W                 | = (   | 0xB5     |      |  |  |  |  |

## 13.2 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

| PIC16CR54A-04E, 10E, 20E<br>(Extended) |        |   | Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended |                   |                 |                |  |  |
|--|--------|---|--|-------------------|-----------------|----------------|--|--|
| Param<br>No.                           | Symbol | Characteristic  | Min  | Тур†              | Max             | Units          | Conditions   |  |
| D001                                   | Vdd    | Supply Voltage<br>RC, XT and LP modes<br>HS mode                                      | 3.25<br>4.5  |                   | 6.0<br>5.5      | V<br>V         |  |  |
| D002                                   | Vdr    | RAM Data Retention Voltage <sup>(1)</sup>   | —  | 1.5*              | —               | V              | Device in SLEEP mode   |  |
| D003                                   | VPOR   | VDD Start Voltage to ensure<br>Power-on Reset   | —  | Vss               | —               | V              | See Section 5.1 for details on<br>Power-on Reset                                     |  |
| D004                                   | SVDD   | VDD Rise Rate to ensure Power-<br>on Reset  | 0.05*  | _                 | —               | V/ms           | See Section 5.1 for details on<br>Power-on Reset                                     |  |
| D010                                   | IDD    | Supply Current <sup>(2)</sup><br>RC <sup>(3)</sup> and XT modes<br>HS mode<br>HS mode |  | 1.8<br>4.8<br>9.0 | 3.3<br>10<br>20 | mA<br>mA<br>mA | Fosc = 4.0 MHz, VDD = 5.5V<br>Fosc = 10 MHz, VDD = 5.5V<br>Fosc = 16 MHz, VDD = 5.5V |  |
| D020                                   | IPD    | Power-down Current <sup>(2)</sup>   |  | 5.0<br>0.8        | 22<br>18        | μΑ<br>μΑ       | VDD = 3.25V, WDT enabled<br>VDD = 3.25V, WDT disabled                                |  |

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

#### FIGURE 14-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD







Typical: statistical mean @ 25°C. Maximum: mean - 3 s (-40°C to 125°C) Minimum: mean

FIGURE 16-14: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 300 PF, 25°C)

FIGURE 16-15: MAXIMUM IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 300 PF, -40°C to +85°C)



## 17.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial) PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial) PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial) PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

| <b>:5X</b><br>:R5X<br>nercial, Indu               | ustrial)  | $ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}\mbox{C} \leq T\mbox{A} \leq +70^{\circ}\mbox{C for commercial} \\ -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C for industrial} \\ \end{array} $ |   |   |   |   |  |
|---|---|---|---|---|---|---|--|
| PIC16C5X<br>PIC16CR5X<br>(Commercial, Industrial) |   |   | Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial   |   |   |   |  |
| Symbol  | Characteristic/Device   | Min Typ† Max Units Co   |   |   |   | Conditions  |  |
| IDD   | Supply Current <sup>(2,3)</sup>                                   |   |   |   |   |   |  |
|   | PIC16LC5X   |   | 0.5   | 2.4   | mA  | Fosc = 4.0 MHz, VDD = 5.5V, XT and  |  |
|   |   |   | 11  | 27  | μA  | RC modes  |  |
|   |   |   |   |   |   | FOSC = $32 \text{ kHz}$ , VDD = 2.5V, LP mode,  |  |
|   |   |   | 14  | 35  | μA  | Commercial Ease $= 22 \text{ kHz}$ Vpp $= 2.5 \text{ // LP mode}$   |  |
|   |   |   |   |   |   | Industrial  |  |
|   | PIC16C5X  |   | 1.8   | 2.4   | mA  | Fosc = 4 MHz, VDD = 5.5V, XT and RC   |  |
|   |   |   | 2.6   | 3.6*  | mA  | modes   |  |
|   |   | _   | 4.5   | 16  | mA  | FOSC = 10 MHz, VDD = 3.0V, HS mode  |  |
|   |   | —   | 14  | 32  | μA  | FOSC = 20 MHz, VDD = 5.5V, HS mode  |  |
|   |   | Fosc = $32 \text{ kHz}$ , VDD = $3.0 \text{V}$ , LP m   |   |   |   |   |  |
|   |   |   | 17  | 40  | μA  | Commercial Ease $= 32 \text{ kHz}$ Vpp $= 3.0 \text{ V}$ LP mode  |  |
|   |   |   |   |   |   | Industrial  |  |
|   | 5X<br>R5X<br>hercial, Indi<br>X<br>SSX<br>hercial, Indi<br>Symbol | SX       SX         SSX       Nercial, Industrial)         Symbol       Characteristic/Device         IDD       Supply Current <sup>(2,3)</sup> PIC16LC5X       PIC16LC5X         PIC16C5X       PIC16C5X   | Stand     Opera       R5X     Stand       iercial, Industrial)     Stand       Symbol     Characteristic/Device     Min       IDD     Supply Current <sup>(2,3)</sup> —       PIC16LC5X     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     —       —     —     — | Standard Operating Tem       R5X     Operating Tem       iercial, Industrial)     Standard Operating Tem       Symbol     Characteristic/Device     Min     Typ†       IDD     Supply Current <sup>(2,3)</sup> Min     Typ†       IDD     Supply Current <sup>(2,3)</sup> 0.5       PIC16LC5X     —     0.5       11     —     14       PIC16C5X     —     1.8       2.6     —     14       14     —     14 | Standard Operating<br>Operating Temperature<br>Operating Temperature       Symbol     Characteristic/Device     Min     Typ†     Max       IDD     Supply Current <sup>(2,3)</sup> —     0.5     2.4       PIC16LC5X     —     11     27       —     14     35       PIC16C5X     —     1.8     2.4       —     14     35       —     14     35       —     14     32       —     14     32       —     14     32       —     14     32       —     14     32       —     14     32       —     14     32 | Standard Operating Condit<br>Operating TemperatureStandard Operating Condit<br>Operating TemperatureStandard Operating Condit<br>Operating TemperatureStandard Operating Condit<br>Operating TemperatureSymbolCharacteristic/DeviceMinTyptMaxUnitsIDDSupply Current<br>(2,3)IDDSupply Current<br>PIC16LC5X0.52.4mAIDDPIC16LC5X—0.52.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDPIC16C5X—1.82.4mAIDDIDD1.82.4mAIDDIDDIDDIDD |  |

Legend: Rows with standard voltage device data only are shaded for improved readability.

\* These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
    - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
    - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
  - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

## 17.5 Timing Diagrams and Specifications



#### FIGURE 17-6: EXTERNAL CLOCK TIMING - PIC16C5X, PIC16CR5X

#### TABLE 17-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

| $\begin{tabular}{ c c c c c } \hline AC \ Characteristics \end{tabular} & \begin{tabular}{lllllllllllllllllllllllllllllllllll$ |        |   |      |      | wise sp<br>for com<br>for indu | ecified<br>mercial<br>strial<br>ended | 4)               |
|--|--------|---|------|------|--------------------------------|---------------------------------------|------------------|
| Param<br>No.   | Symbol | Characteristic                          | Min  | Тур† | Max                            | Units                                 | Conditions       |
|  | Fosc   | External CLKIN Frequency <sup>(1)</sup> | DC   |      | 4.0                            | MHz                                   | XT OSC mode      |
|  |        |   | DC   | —    | 4.0                            | MHz                                   | HS osc mode (04) |
|  |        |   | DC   | —    | 20                             | MHz                                   | HS osc mode (20) |
|  |        |   | DC   |      | 200                            | kHz                                   | LP OSC mode      |
|  |        | Oscillator Frequency <sup>(1)</sup>     | DC   | —    | 4.0                            | MHz                                   | RC osc mode      |
|  |        |   | 0.45 | —    | 4.0                            | MHz                                   | XT OSC mode      |
|  |        |   | 4.0  | —    | 4.0                            | MHz                                   | HS osc mode (04) |
|  |        |   | 4.0  | —    | 20                             | MHz                                   | HS osc mode (20) |
|  |        |   | 5.0  |      | 200                            | kHz                                   | LP OSC mode      |
| 1  | Tosc   | External CLKIN Period <sup>(1)</sup>    | 250  |      | —                              | ns                                    | XT OSC mode      |
|  |        |   | 250  | —    | —                              | ns                                    | HS osc mode (04) |
|  |        |   | 50   | —    | —                              | ns                                    | HS osc mode (20) |
|  |        |   | 5.0  |      | —                              | μS                                    | LP OSC mode      |
|  |        | Oscillator Period <sup>(1)</sup>        | 250  |      | —                              | ns                                    | RC osc mode      |
|  |        |   | 250  | —    | 2,200                          | ns                                    | XT osc mode      |
|  |        |   | 250  | —    | 250                            | ns                                    | HS osc mode (04) |
|  |        |   | 50   | —    | 250                            | ns                                    | HS osc mode (20) |
|  |        |   | 5.0  | —    | 200                            | μS                                    | LP OSC mode      |

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

**2:** Instruction cycle period (TCY) equals four times the input oscillator time base period.











## FIGURE 18-12: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 PF, 25°C)





# 20.0 DEVICE CHARACTERIZATION - PIC16LC54C 40MHz

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.





© 1997-2013 Microchip Technology Inc.

#### FIGURE 20-9: IOL vs. VOL, VDD = 5 V



# Package Marking Information (Cont'd)

18-Lead CERDIP Windowed

|  | XXXXXXX<br>XXXXXXX<br>YWWNNN |
|--|------------------------------|
|--|------------------------------|

### 28-Lead CERDIP Windowed



Example



## Example



| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>*  | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator (e3)<br>can be found on the outer packaging for this package. |  |  |  |  |
|--------|---|--|--|--|--|--|
| Note:  | In the event the full Microchip part number cannot be marked on one line, it will<br>be carried over to the next line, thus limiting the number of available<br>characters for customer-specific information. |  |  |  |  |  |

## 28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









|                          | Units  | INCHES |      |      | MILLIMETERS* |        |        |
|--------------------------|--------|--------|------|------|--------------|--------|--------|
| Dimension                | Limits | MIN    | NOM  | MAX  | MIN          | NOM    | MAX    |
| Number of Pins           | n      |        | 28   |      |              | 28     |        |
| Pitch                    | р      |        | .026 |      |              | 0.65   |        |
| Overall Height           | Α      | .068   | .073 | .078 | 1.73         | 1.85   | 1.98   |
| Molded Package Thickness | A2     | .064   | .068 | .072 | 1.63         | 1.73   | 1.83   |
| Standoff §               | A1     | .002   | .006 | .010 | 0.05         | 0.15   | 0.25   |
| Overall Width            | E      | .299   | .309 | .319 | 7.59         | 7.85   | 8.10   |
| Molded Package Width     | E1     | .201   | .207 | .212 | 5.11         | 5.25   | 5.38   |
| Overall Length           | D      | .396   | .402 | .407 | 10.06        | 10.20  | 10.34  |
| Foot Length              | L      | .022   | .030 | .037 | 0.56         | 0.75   | 0.94   |
| Lead Thickness           | С      | .004   | .007 | .010 | 0.10         | 0.18   | 0.25   |
| Foot Angle               | ¢      | 0      | 4    | 8    | 0.00         | 101.60 | 203.20 |
| Lead Width               | В      | .010   | .013 | .015 | 0.25         | 0.32   | 0.38   |
| Mold Draft Angle Top     | α      | 0      | 5    | 10   | 0            | 5      | 10     |
| Mold Draft Angle Bottom  | β      | 0      | 5    | 10   | 0            | 5      | 10     |

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.                                      | · <u>xx                                   </u>  | <u>/xx</u>   | <u>xxx</u>           | Examples:  |
|---|---|--|----------------------|--|
| Device  | Frequency Temperatu<br>Range/OSC Range<br>Type  | e Package  | Pattern              | <ul> <li>a) PIC16C55A - 04/P 301 = Commercial Temp.,<br/>PDIP package, 4 MHz, standard VDD limits,<br/>QTP pattern #301</li> <li>b) PIC16I C5C _ 04/ISO ladustrial Temp. SOIC</li> </ul>   |
| Device<br>Frequency Range/<br>Oscillator Type | PIC16C54         PIC16C55           PIC16C54A         PIC16C5           PIC16CR54A         PIC16C5           PIC16C55         PIC16C5           PIC16C55         PIC16C5           PIC16C56A         PIC16C5           PIC16C55         PIC16C55           PIC16C56A         PIC16C56           PIC16C56A         PIC16C57           PIC16C57C         PIC16C57           PIC16C57C         PIC16C57           PIC16C57C         PIC16C57           PIC16C57C         PIC16C57           PIC16C57B         PIC16C57           PIC16C57C         PIC16C57           PIC16C57B         PIC16C58B           PIC16C58B         PIC16C57           PIC16C58 | $\begin{array}{c} 4T^{(2)} \\ 4AT^{(2)} \\ 54AT^{(2)} \\ 54CT^{(2)} \\ 54CT^{(2)} \\ 55T^{(2)} \\ 55T^{(2)} \\ 56AT^{(2)} \\ 56AT^{(2)} \\ 56AT^{(2)} \\ 77C1^{(2)} \\ 57CT^{(2)} \\ 57CT^{(2)} \\ 58BT^{(2)} \end{array}$ |                      | <ul> <li>b) Fischer of the Set for the Set and the Set of the Set and the Set of the Set and the Set of the Set and the Set and the Set of the Set and the Set and</li></ul> |
|   | <ul> <li>XT Standard Crystal/Resonatc</li> <li>High Speed Crystal</li> <li>200 KHz (LP) or 2 MHz (X'</li> <li>400 KHz (LP) or 4 MHz (X'</li> <li>10 MHz (HS only)</li> <li>20 MHz (HS only)</li> <li>40 MHz (HS only)</li> <li>40 MHz (HS only)</li> <li>50 xoillator type for JW pi</li> <li>*RC/LP/XT/HS are for 16C54/55</li> <li>•02 is available for 16LV54A onl</li> <li>•40 is available for 16C54C/55A</li> </ul>   | and RC)<br>and RC)<br>ckages <sup>(3)</sup><br>/56/57 devices onl<br>/<br>or all other device:<br>56A/57C/58B devi   | ly<br>s<br>ices only | <ul> <li>programmed to any device configura-<br/>tion. JW Devices meet the electrical<br/>requirements of each oscillator type,<br/>including LC devices.</li> <li>4: b = Blank</li> </ul>   |
| Temperature Range                             | $b^{(4)} = 0^{\circ}C \text{ to } +70^{\circ}C \\ I = -40^{\circ}C \text{ to } +85^{\circ}C \\ E = -40^{\circ}C \text{ to } +125^{\circ}C \\ \end{array}$   |  |                      |  |
| Package                                       | S       =       Die in Waffle Pack         JW       =       28-pin 600 mil/18-pin         DIP(3)       P       =       28-pin 600 mil/18-pin         SO       =       300 mil SOIC       SS         SS       =       209 mil SSOP       SP         SP       =       28-pin 300 mil Skinny         *See Section 21 for additional p       *  | 300 mil windowed<br>300 mil PDIP<br>PDIP<br>ackage information   | I CER-               |  |
| Pattern                                       | QTP, SQTP, ROM code (factory Requirements. Blank for OTP and  | specified) or Spec<br>d Windowed devic   | ial<br>ces.          |  |

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)