

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc55at-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pi	n Numb	er	Pin	Buffer	
Pin Name	DIP	SOIC	SSOP	Туре	Туре	Description
RA0	17	17	19	I/O	TTL	Bi-directional I/O port
RA1	18	18	20	I/O	TTL	
RA2	1	1	1	I/O	TTL	
RA3	2	2	2	I/O	TTL	
RB0	6	6	7	I/O	TTL	Bi-directional I/O port
RB1	7	7	8	I/O	TTL	
RB2	8	8	9	I/O	TTL	
RB3	9	9	10	I/O	TTL	
RB4	10	10	11	I/O	TTL	
RB5	11	11	12	I/O	TTL	
RB6	12	12	13	I/O	TTL	
RB7	13	13	14	I/O	TTL	
TOCKI	3	3	3	I	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.
MCLR/Vpp	4	4	4	I	ST	Master clear (RESET) input/programming voltage input. This pin is an active low RESET to the device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unin- tended entering of Programming mode.
OSC1/CLKIN	16	16	18	I	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	17	0		Oscillator crystal output. Connects to crystal or resonator in crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
Vdd	14	14	15,16	Р	_	Positive supply for logic and I/O pins.
Vss	5	5	5,6	Р	_	Ground reference for logic and I/O pins.

## TABLE 3-1:PINOUT DESCRIPTION - PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16CR58,<br/>PIC16CR58

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

# PIC16C5X



# FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME



## FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



## 5.2 Device Reset Timer (DRT)

The Device Reset Timer (DRT) provides an 18 ms nominal time-out on RESET regardless of Oscillator mode used. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reached a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

## 5.3 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be RESET in the event of a brown-out.

To RESET PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 5-6, Figure 5-7 and Figure 5-8.





## FIGURE 5-7:

## EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

#### FIGURE 5-8:

#### EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both "active high and active low" RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.







### 6.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 6-1).

The Special Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Details on Page
N/A	TRIS	I/O Cont	trol Regis	ters (TRIS	SA, TRIS	B, TRISC	;)			1111 1111	35
N/A	OPTION	Contains	s control b	oits to cor	figure Ti	mer0 and	Timer0/V	VDT pres	caler	11 1111	30
00h	INDF	Uses co	ntents of	FSR to ac	ddress da	ata memo	ory (not a	physical ı	egister)	XXXX XXXX	32
01h	TMR0	Timer0 I	Module R	egister						XXXX XXXX	38
02h <sup>(1)</sup>	PCL	Low ord	Low order 8 bits of PC								31
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	29
04h	FSR	Indirect	data men	nory addre	ess point	er			•	1xxx xxxx <b>(3)</b>	32
05h	PORTA	—	—	—	—	RA3	RA2	RA1	RA0	xxxx	35
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	35
07h <sup>(2)</sup>	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	35

|--|

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused

**Note** 1: The upper byte of the Program Counter is not directly accessible. See Section 6.5 for an explanation of how to access these bits.

2: File address 07h is a General Purpose Register on the PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16CR58 and PIC16CR58.

3: These values are valid for PIC16C57/CR57/C58/CR58. For the PIC16C54/CR54/C55/C56/CR56, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.

## 8.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 8.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 8-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

## 8.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 8-5 shows the delay from the external clock edge to the timer incrementing.



the error in measuring the interval between two edges on Timer0 input =  $\pm 4$ Tosc max.

© 1997-2013 Microchip Technology Inc.

## 9.2 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT Reset or Wake-up Reset generates a device RESET.

The  $\overline{\text{TO}}$  bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset (Section 6.3).

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 9.1). Refer to the PIC16C5X Programming Specifications (Literature Number DS30190) to determine how to access the configuration word.

#### 9.2.1 WDT PERIOD

An 8-bit counter is available as a prescaler for the Timer0 module (Section 8.2), or as a postscaler for the Watchdog Timer (WDT), respectively. For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not

both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio (Section 6.4).

The WDT has a nominal time-out period of 18 ms (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see Device Characterization).

Under worst case conditions (VDD = Min., Temperature = Max., WDT prescaler = 1:128), it may take several seconds before a WDT time-out occurs.

#### 9.2.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the prescaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction RESETS the WDT and the prescaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT Wake-up Reset.



## TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	<u>Value</u> on MCLR and WDT Reset
N/A	OPTION	—	—	Tosc	Tose	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: u = unchanged, - = unimplemented, read as '0'. Shaded cells not used by Watchdog Timer.

## TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12CXXX	PIC14000	PIC16C5X	X92912IA	PIC16CXXX	PIC16F62X	X7D81DI9	XX7O91OIG	78291219	PIC16F8XX	PIC16C9XX	PIC17C4X	XXTOTIOI9	PIC18CXX2	PIC18FXXX	93CXX 52CXX/ 54CXX/	хххсэн	мсвеххх	MCP2510
MPLAB <sup>®</sup> Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB® C17 C Compiler												>	>						
MPLAB® C18 C Compiler														~	>				
MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	>	>	>	>	^	>	>	>	>	>	>	>	>	>	>	>	>		
MPLAB® ICE In-Circuit Emulator	<	>	>	~	~	×*`	~	>	>	>	>	>	>	~	>				
ICEPIC <sup>TM</sup> In-Circuit Emulator	>		>	>	>		>	>	>		>								
et MPLAB® ICD In-Circuit Debugger Debugger				*			*			>					>				
ଏ PICSTART® Plus Entry Level ଅପେତା Programmer	<	>	>	>	>	**`	>	>	>	>	>	>	>	>	>				
PRO MATE® II Do Universal Device Programmer D	>	>	>	>	>	** ⁄	>	>	>	>	>	>	>	>	>	>	>		
PICDEM <sup>TM</sup> 1 Demonstration Board			>		>		<b>*</b> +		>			>							
PICDEM <sup>TM</sup> 2 Demonstration Board				∕+			<↓ ↓							>	>				
PICDEM <sup>TM</sup> 3 Demonstration Board											>								
면 PICDEM <sup>TM</sup> 14A Demonstration Board		>																	
☐ PICDEM™ 17 Demonstration B Board													>						
KEELoq® Evaluation Kit																	>		
KEELoa® Transponder Kit																	>		
e microlD™ Programmer's Kit																		>	
₫ 125 kHz microID™ Developer's Kit																		>	
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit																		~	
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit																		~	
MCP2510 CAN Developer's Kit																			>
* Contact the Microchip Technology In ** Contact Microchip Technology Inc. ft <sup>†</sup> Development tool is available on sel	nc. web s or avails lect devi	site at w ability da ices.	ww.micr tte.	ochip.cc	om for inf	ormation	on how 1	to use the	9 MPLAB	® ICD In	Circuit I	Debugg	er (DV16	4001) w	ith PIC16	SC62, 63,	64, 65, 7	2, 73, 74,	76, 77.

© 1997-2013 Microchip Technology Inc.

NOTES:

## 12.3 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

PIC16C (Exten	<b>:54/55/56/</b> ded)	57-RCE, XTE, 10E, HSE, LPE	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage PIC16C5X-RCE PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-LPE	3.25 3.25 4.5 4.5 2.5		6.0 6.0 5.5 5.5 6.0	V V V V V		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_	—	V/ms	See Section 5.1 for details on Power-on Reset	
D010	IDD	Supply Current <sup>(2)</sup> PIC16C5X-RCE <sup>(3)</sup> PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-HSE PIC16C5X-LPE		1.8 1.8 4.8 9.0 19	3.3 3.3 10 10 20 55	mA mA mA mA μA	Fosc = 4 MHz, VDD = $5.5V$ Fosc = 4 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 16 MHz, VDD = $5.5V$ Fosc = $32$ kHz, VDD = $3.25V$ , WDT disabled	
D020	IPD	Power-down Current <sup>(2)</sup>	_	5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled	

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
- **3:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

## 12.6 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. Tp	ppS						
Т							
F	Frequency	T Time					
Lowe	ercase letters (pp) and their meanings:						
рр							
2	to	mc MCLR					
ck	CLKOUT	osc oscillator					
су	cycle time	os OSC1					
drt	device reset timer	t0 T0CKI					
io	I/O port	wdt watchdog timer					
Uppe	Uppercase letters and their meanings:						
S							
F	Fall	P Period					
Н	High	R Rise					
Ι	Invalid (Hi-impedance)	V Valid					
L	Low	Z Hi-impedance					

## FIGURE 12-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54/55/56/57



# PIC16C5X









# PIC16C5X

## FIGURE 16-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)





















#### FIGURE 18-17: PORTA, B AND C IOL vs. Vol, VDD = 3 V



## Package Marking Information (Cont'd)

18-Lead CERDIP Windowed

	XXXXXXX XXXXXXX YWWNNN
--	------------------------------

#### 28-Lead CERDIP Windowed



Example



### Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

## 28-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	11LLIMETERS	5
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.505	.545	.560	12.83	13.84	14.22
Overall Length	D	1.395	1.430	1.465	35.43	36.32	37.21
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011 Drawing No. C04-079

## **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>xx x</u>	<u>/xx</u>	<u>xxx</u>	Exam	ples:
Device	Frequency Temper Range/OSC Rang Type	ature Package ge	Pattern	a) P P Q	IC16C55A - 04/P 301 = Commercial Temp., DIP package, 4 MHz, standard VDD limits, TP pattern #301
Device	PIC16C54         PIC1           PIC16C54A         PIC1           PIC16C54A         PIC1           PIC16C54C         PIC1           PIC16C55C         PIC1           PIC16C55A         PIC1           PIC16C55A         PIC1           PIC16C56A         PIC1           PIC16C56A         PIC1           PIC16C56A         PIC1           PIC16C57C         PIC1           PIC16C57C         PIC1           PIC16C57C         PIC1           PIC16C58B         PIC1           PIC16C768B         PIC1           PIC16C768B         PIC1	6C54T <sup>(2)</sup> 6C54AT <sup>(2)</sup> 6CR54AT <sup>(2)</sup> 6CR54CT <sup>(2)</sup> 6C554CT <sup>(2)</sup> 6C55T <sup>(2)</sup> 6C55AT <sup>(2)</sup> 6C56AT <sup>(2)</sup> 6C56AT <sup>(2)</sup> 6C57CT <sup>(2)</sup> 6C57CT <sup>(2)</sup> 6C57CT <sup>(2)</sup> 6C757CT <sup>(2)</sup> 6C757CT <sup>(2)</sup> 6C757CT <sup>(2)</sup> 6C757CT <sup>(2)</sup> 6C757CT <sup>(2)</sup>		c) P ci da d) P te M #	<ul> <li>1: C = normal voltage range LC = extended</li> <li>123</li> <li>1: C = normal voltage range LC = extended</li> <li>2: T = in tape and reel - SOIC and SSOP packages only</li> </ul>
Oscillator Type	<ul> <li>RC Resistor Capacitor</li> <li>LP Low Power Crystal</li> <li>XT Standard Crystal/Reso</li> <li>High Speed Crystal</li> <li>200 KHz (LP) or 2 MHz</li> <li>00 KHz (LP) or 4 MHz</li> <li>10 MHz (HS only)</li> <li>20 0MHz (HS only)</li> <li>40 40 MHz (HS only)</li> <li>40 40 MHz (HS only)</li> <li>b<sup>(4)</sup> No oscillator type for J<sup>1</sup></li> <li>*RC/LP/XT/HS are for 16C5</li> <li>-02 is available for 16LV54A</li> <li>-04/10/20 options are availa</li> <li>-40 is available for 16C54C/</li> </ul>	nator z (XT and RC) z (XT and RC) W packages <sup>(3)</sup> 4/55/56/57 devices of a only ble for all other device 55A/56A/57C/58B dev	nly es vices only		<ul> <li>3: JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirements of each oscillator type, including LC devices.</li> <li>4: b = Blank</li> </ul>
Temperature Range	$b^{(4)} = 0^{\circ}C \text{ to } +70^{\circ}C$ $I = -40^{\circ}C \text{ to } +85^{\circ}C$ $E = -40^{\circ}C \text{ to } +125^{\circ}C$	C C ℃			
Package	S         =         Die in Waffle Pac           JW         =         28-pin 600 mil/18           DIP(3)         P         =         28-pin 600 mil/18           SO         =         300 mil SOIC         SS           SS         =         209 mil SSOP         SP           SP         =         28-pin 300 mil Sł           *See Section 21 for addition         *	:k 8-pin 300 mil windowe 8-pin 300 mil PDIP kinny PDIP al package informatic	d CER-		
Pattern	QTP, SQTP, ROM code (fac Requirements. Blank for OT	tory specified) or Spe P and Windowed dev	cial rices.		

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)