

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc56a-04-p



8-Bit EPROM/ROM-Based CMOS Microcontrollers

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low cost, high performance, 8-bit fully static, EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle except for program branches which take two cycles. The PIC16C5X delivers performance in an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external RESET circuitry. There are four oscillator configurations to choose from, including the power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and Code Protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers, while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full featured macro assembler, a software simulator, an in-circuit emulator, a low cost development programmer and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high speed automotive and appliance motor control to low power remote transmitters/receivers, pointing devices and telecom processors. The EPROM technology makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low cost, low power, high performance ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, co-processor applications).

TABLE 3-2: PINOUT DESCRIPTION - PIC16C55, PIC16C57, PIC16CR57

Din Name	Pin Number		Pin Buf	Buffer	Description	
Pin Name	DIP	SOIC	SSOP	Туре	Type	Description
RA0	6	6	5	I/O	TTL	Bi-directional I/O port
RA1	7	7	6	I/O	TTL	·
RA2	8	8	7	I/O	TTL	
RA3	9	9	8	I/O	TTL	
RB0	10	10	9	I/O	TTL	Bi-directional I/O port
RB1	11	11	10	I/O	TTL	·
RB2	12	12	11	I/O	TTL	
RB3	13	13	12	I/O	TTL	
RB4	14	14	13	I/O	TTL	
RB5	15	15	15	I/O	TTL	
RB6	16	16	16	I/O	TTL	
RB7	17	17	17	I/O	TTL	
RC0	18	18	18	I/O	TTL	Bi-directional I/O port
RC1	19	19	19	I/O	TTL	
RC2	20	20	20	I/O	TTL	
RC3	21	21	21	I/O	TTL	
RC4	22	22	22	I/O	TTL	
RC5	23	23	23	I/O	TTL	
RC6	24	24	24	I/O	TTL	
RC7	25	25	25	I/O	TTL	
T0CKI	1	1	2	I	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.
MCLR	28	28	28	I	ST	Master clear (RESET) input. This pin is an active low RESET to the device.
OSC1/CLKIN	27	27	27	I	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	26	26	26	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
VDD	2	2	3,4	Р	_	Positive supply for logic and I/O pins.
Vss	4	4	1,14	Р		Ground reference for logic and I/O pins.
N/C	3,5	3,5		_		Unused, do not connect.

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

NOTES:

6.7 Indirect Data Addressing; INDF and FSR Registers

The INDF Register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR Register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 6-1: INDIRECT ADDRESSING

- Register file 08 contains the value 10h
- Register file 09 contains the value 0Ah
- · Load the value 08 into the FSR Register
- A read of the INDF Register will return the value of 10h
- Increment the value of the FSR Register by one (FSR = 09h)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF Register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 6-2.

EXAMPLE 6-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW	H'10'	;initialize pointer
	MOVWF	FSR	; to RAM
NEXT	CLRF	INDF	;clear INDF Register
	INCF	FSR,F	;inc pointer
	BTFSC	FSR,4	;all done?
	GOTO	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue


The FSR is either a 5-bit (PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56) or 7-bit (PIC16C57, PIC16CR57, PIC16CR58, PIC16CR58) wide register. It is used in conjunction with the INDF Register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16C54, PIC16CR54, PIC16C55, PIC16C56, PIC16CR56: These do not use banking. FSR<6:5> bits are unimplemented and read as '1's.

PIC16C57, PIC16CR57, PIC16C58, PIC16CR58: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).

FIGURE 6-10: DIRECT/INDIRECT ADDRESSING



8.2 **Prescaler**

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 9.2.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

8.2.1 SWITCHING PRESCALER **ASSIGNMENT**

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 8-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 8-1: CHANGING PRESCALER (TIMER0→WDT)

CLRWDT ;Clear WDT ;Clear TMR0 & Prescaler CLRF TMR0 MOVIW B'00xx1111' ;Last 3 instructions in this example OPTION ; are required only if ;desired CLRWDT ;PS<2:0> are 000 or ;001 MOVLW B'00xx1xxx' ;Set Prescaler to OPTION ;desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 8-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 8-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler ;Select TMR0, new MOVLW B'xxxx0xxx' ;prescale value and ; clock source

OPTION

REGISTER 9-2: CONFIGURATION WORD FOR PIC16C54/C55/C56/C57

bit 11 bit 0

bit 11-4: Unimplemented: Read as '0'

bit 3: **CP:** Code protection bit.

1 = Code protection off0 = Code protection on

bit 2: WDTE: Watchdog timer enable bit

1 = WDT enabled 0 = WDT disabled

bit 1-0: FOSC1:FOSC0: Oscillator selection bits⁽²⁾

00 = LP oscillator 01 = XT oscillator 10 = HS oscillator 11 = RC oscillator

Note 1: Refer to the PIC16C5X Programming Specifications (Literature Number DS30190) to determine how to access the configuration word.

2: PIC16LV54A supports XT, RC and LP oscillator only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR 1 = bit is set 0 = bit is cleared x = bit is unknown

IORLW	Inclusive OR literal with W							
Syntax:	[label] IORLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	(W) .OR. $(k) \rightarrow (W)$							
Status Affected:	Z							
Encoding:	1101 kkkk kkkk							
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example:	IORLW 0x35							
Before Instru	uction							
W =								
After Instruc								
W =	0xBF							
Z =	0							

IORWF	Inclusive OR W with f					
Syntax:	[label] IORWF f,d					
Operands:	$0 \le f \le 31$ $d \in [0,1]$					
Operation:	(W).OR. (f) \rightarrow (dest)					
Status Affected:	Z					
Encoding:	0001 00df ffff					
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	IORWF RESULT, 0					
Before Instru RESUL ⁻ W After Instruct RESUL ⁻ W Z	$\Gamma = 0x13$ = 0x91 tion					

MOVF	Move f						
Syntax:	[label] MOVF f,d						
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	$(f) \rightarrow (dest)$						
Status Affected:	Z						
Encoding:	0010 00df ffff						
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.						
Words:	1						
Cycles:	1						
Example: MOVF FSR, 0							
After Instruction W = value in FSR register							

MOVLW	Move Literal to W							
Syntax:	[label]	MOVLW	k					
Operands:	$0 \le k \le 2$	55						
Operation:	$k \rightarrow (W)$							
Status Affected:	None							
Encoding:	1100	kkkk	kkkk					
Description:	The eight bit literal 'k' is loaded into the W register.							
Words:	1							
Cycles:	1							
Example:	MOVLW	0x5A						
After Instruction W = 0x5A								

12.6 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

T	
F Frequency	T Time
Lowercase letters (pp) and their meanings:	
рр	
2 to	mc MCLR
ck CLKOUT	osc oscillator
cy cycle time	os OSC1

t0 T0CKI

wdt watchdog timer


Uppercase letters and their meanings:

drt device reset timer

io I/O port

OPP	opportune and their meanings.						
S							
F	Fall	Р	Period				
Н	High	R	Rise				
ı	Invalid (Hi-impedance)	V	Valid				
L	Low	Z	Hi-impedance				

FIGURE 12-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54/55/56/57



13.0 ELECTRICAL CHARACTERISTICS - PIC16CR54A

Absolute Maximum Ratings(†)

Ambient Temperature under bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss ⁽¹⁾	0 to +14V
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)
Total power dissipation ⁽²⁾	800 mW
Max. current out of Vss pin	150 mA
Max. current into VDD pin	50 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O port (PORTA or B)	40 mA
Max. output current sunk by a single I/O port (PORTA or B)	50 mA

- **Note 1:** Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA may cause latch-up. Thus, a series resistor of 50 to 100 Ω should be used when applying a low level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.
 - 2: Power Dissipation is calculated as follows: PDIS = VDD x {IDD \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOL x IOL)

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

15.1 DC Characteristics: PIC16C54A-04, 10, 20 (Commercial)
PIC16C54A-04I, 10I, 20I (Industrial)
PIC16LC54A-04 (Commercial)
PIC16LC54A-04I (Industrial)

			Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16C54A-04, 10, 20 PIC16C54A-04I, 10I, 20I (Commercial, Industrial)			Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic/Device	Min	Min Typ† Max Units Conditions			Conditions	
	VDD	Supply Voltage						
D001		PIC16LC54A	3.0 2.5	_	6.25 6.25	V V	XT and RC modes LP mode	
D001A		PIC16C54A	3.0 4.5		6.25 5.5	V V	RC, XT and LP modes HS mode	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	_	>	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset		Vss	_	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_	_	V/ms	See Section 5.1 for details on Power-on Reset	
	IDD	Supply Current ⁽²⁾						
D005		PIC16LC5X	_	0.5	2.5	mA	FOSC = 4.0 MHz, VDD = 5.5V, RC ⁽³⁾ and XT modes	
				11	27	μΑ	FOSC = 32 kHz, VDD = 2.5V, WDT disabled, LP mode, Commercial	
				11	35	μΑ	FOSC = 32 kHz, VDD = 2.5V, WDT disabled, LP mode, Industrial	
D005A		PIC16C5X		1.8	2.4	mA	FOSC = 4.0 MHz, VDD = 5.5V, RC ⁽³⁾ and XT modes	
			_	2.4	8.0	mΑ	Fosc = 10 MHz, VDD = 5.5V, HS mode	
			_	4.5	16	mΑ	FOSC = 20 MHz, VDD = 5.5V, HS mode	
			_	14	29	μΑ	Fosc = 32 kHz, VDD = 3.0V,	
			_	17	37	μΑ	WDT disabled, LP mode, Commercial Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode, Industrial	

Legend: Rows with standard voltage device data only are shaded for improved readability.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.

15.2 DC Characteristics: PIC16C54A-04E, 10E, 20E (Extended) PIC16LC54A-04E (Extended)

PIC16LC54A-04E (Extended)			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
PIC16C54A-04E, 10E, 20E (Extended)				Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended				
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
	VDD	Supply Voltage						
D001		PIC16LC54A	3.0 2.5		6.25 6.25	-	XT and RC modes LP mode	
D001A		PIC16C54A	3.5 4.5	_	5.5 5.5	V	RC and XT modes HS mode	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	_	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_	_	V/ms	See Section 5.1 for details on Power-on Reset	
	IDD	Supply Current ⁽²⁾						
D010		PIC16LC54A	_	0.5	25	mA	Fosc = 4.0 MHz, VDD = 5.5V, RC ⁽³⁾ and XT modes	
			_	11	27	μА	FOSC = 32 kHz, VDD = 2.5V, LP mode, Commercial	
			_	11	35	μА	FOSC = 32 kHz, VDD = 2.5V, LP mode, Industrial	
			_	11	37	μА	FOSC = 32 kHz, VDD = 2.5V, LP mode, Extended	
D010A		PIC16C54A	_	1.8	3.3	mA	Fosc = 4.0 MHz, VDD = 5.5V, RC ⁽³⁾ and XT modes	
			_	4.8	10	mA	FOSC = 10 MHz, VDD = 5.5V, HS mode	
			_	9.0	20	mA	FOSC = 20 MHz, VDD = 5.5V, HS mode	

Legend: Rows with standard voltage device data only are shaded for improved readability.

- * These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, ToCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.

FIGURE 16-12: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 PF, 25°C)





FIGURE 16-13: MAXIMUM IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 100 PF, -40°C to +85°C)



17.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial)
PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial)
PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial)
PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

PIC16LC5X PIC16LCR5X (Commercial, Industrial)								
PIC16C5X PIC16CR5X (Commercial, Industrial)			Operating Temperature				ions (unless otherwise specified) 0°C ≤ TA ≤ +70°C for commercial -40°C ≤ TA ≤ +85°C for industrial	
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
	IPD	Power-down Current ⁽²⁾						
D020		PIC16LC5X	_	0.25	2	μΑ	VDD = 2.5V, WDT disabled, Commercial	
			_	0.25	3	μА	VDD = 2.5V, WDT disabled, Industrial	
			_	1	5	μA	VDD = 2.5V, WDT enabled, Commercial	
			_	1.25	8	μА	VDD = 2.5V, WDT enabled, Industrial	
D020A		PIC16C5X	_	0.25	4.0	μΑ	VDD = 3.0V, WDT disabled, Commercial	
			_	0.25	5.0	μA	VDD = 3.0V, WDT disabled, Industrial	
				1.8	7.0*	μA	VDD = 5.5V, WDT disabled, Commercial	
				2.0	8.0*	μΑ	VDD = 5.5V, WDT disabled, Industrial	
				4 4	12* 14*	μA Λ	VDD = 3.0V, WDT enabled, Commercial	
				9.8	27*	μA μA	VDD = 3.0V, WDT enabled, Industrial VDD = 5.5V, WDT enabled, Commercial	
				12	30*	μA μA	VDD = 5.5V, WDT enabled, Confine clar	

Legend: Rows with standard voltage device data only are shaded for improved readability.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

FIGURE 18-10: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF OSC1 INPUT (IN XT, HS AND LP MODES) vs. VDD




FIGURE 18-11: TYPICAL IDD vs. FREQUENCY (WDT DISABLED, RC MODE @ 20 pF, 25°C)




FIGURE 18-18: PORTA, B AND C IOL vs. Vol, VDD = 5 V





TABLE 18-2: INPUT CAPACITANCE

Pin	Typical Capacitance (pF)			
PIII	18L PDIP	18L SOIC		
RA port	5.0	4.3		
RB port	5.0	4.3		
MCLR	17.0	17.0		
OSC1	4.0	3.5		
OSC2/CLKOUT	4.3	3.5		
TOCKI	3.2	2.8		

All capacitance values are typical at 25° C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 19-1: PIC16C54C/C55A/C56A/C57C/C58B-40 VOLTAGE-FREQUENCY GRAPH, $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$



- Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
 - **2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.
 - 3: Operation between 20 to 40 MHz requires the following:
 - VDD between 4.5V. and 5.5V
 - OSC1 externally driven
 - · OSC2 not connected
 - HS mode
 - Commercial temperatures

Devices qualified for 40 MHz operation have -40 designation (ex: PIC16C54C-40/P).

4: For operation between DC and 20 MHz, see Section 17.1.

19.1 DC Characteristics:PIC16C54C/C55A/C56A/C57C/C58B-40 (Commercial)⁽¹⁾

PIC16C54C/C55A/C56A/C57C/C58B-40 (Commercial)							tions (unless otherwise specified) $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
D001	VDD	Supply Voltage	4.5	_	5.5	V	HS mode from 20 - 40 MHz	
D002	Vdr	RAM Data Retention Voltage ⁽²⁾	_	1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	_	V	See Section 5.1 for details on Power-on Reset	
D004	SVDD	VDD Rise Rate to ensure Power- on Reset	0.05*	_	_	V/ms	See Section 5.1 for details on Power-on Reset	
D010	IDD	Supply Current ⁽³⁾	_	5.2 6.8	12.3 16	mA mA	FOSC = 40 MHz, VDD = 4.5V, HS mode FOSC = 40 MHz, VDD = 5.5V, HS mode	
D020	IPD	Power-down Current ⁽³⁾	_	1.8 9.8	7.0 27*	μ Α μ Α	VDD = 5.5V, WDT disabled, Commercial VDD = 5.5V, WDT enabled, Commercial	

^{*} These parameters are characterized but not tested.

- **Note 1:** Device operation between 20 MHz to 40 MHz requires the following: VDD between 4.5V to 5.5V, OSC1 pin externally driven, OSC2 pin not connected, HS oscillator mode and commercial temperatures. For operation between DC and 20 MHz, See Section 19.1.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

19.2 DC Characteristics: PIC16C54C/C55A/C56A/C57C/C58B-40 (Commercial)⁽¹⁾

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial				
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
D030	VIL	Input Low Voltage I/O Ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1	Vss Vss Vss Vss	_ _ _	0.8 0.15 VDD 0.15 VDD 0.2 VDD	V V V	$4.5V < VDD \le 5.5V$ HS, 20 MHz \le FOSC \le 40 MHz
D040	ViH	Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1	2.0 0.85 Vdd 0.85 Vdd 0.8 Vdd	_ _ _ _	VDD VDD VDD VDD	V V V	4.5V < VDD ≤ 5.5V HS, 20 MHz ≤ FOSC ≤ 40 MHz
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 VDD*	_	_	V	
D060	lıL	Input Leakage Current ^(2,3) I/O ports MCLR	-1.0 -5.0	0.5	+1.0 +5.0	μA μA	For VDD ≤ 5.5V: VSS ≤ VPIN ≤ VDD, pin at hi-impedance VPIN = VSS +0.25V
		MCLR TOCKI OSC1	-3.0 -3.0 -3.0	0.5 0.5 0.5	+3.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	VPIN = VSS +0.25V VPIN = VDD VSS ≤ VPIN ≤ VDD VSS ≤ VPIN ≤ VDD, HS
D080	Vol	Output Low Voltage I/O ports	_	_	0.6	V	IOL = 8.7 mA, VDD = 4.5V
D090	Voн	Output High Voltage ⁽³⁾ I/O ports	VDD - 0.7	_	_	V	IOH = -5.4 mA, VDD = 4.5V

^{*} These parameters are characterized but not tested.

- **Note 1:** Device operation between 20 MHz to 40 MHz requires the following: VDD between 4.5V to 5.5V, OSC1 pin externally driven, OSC2 pin not connected and HS oscillator mode and commercial temperatures. For operation between DC and 20 MHz, See Section 17.3.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 3: Negative current is defined as coming out of the pin.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

W

W Register	
Value on reset	20
Wake-up from SLEEP	19, 47
Watchdog Timer (WDT)	
Period	46
Programming Considerations	46
Register values on reset	
WWW, On-Line Support	3
x	
XORLW	60
XORWF	60
z	
Zero (Z) bit	9. 29

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- · Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events