

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 12 |
| Program Memory Size | 1.5KB (1K x 12) |
| Program Memory Type | OTP |
| EEPROM Size | |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc56a-04-so |

4.3 External Crystal Oscillator Circuit

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 4-3 shows an implementation example of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 4-3: EXAMPLE OF EXTERNAL PARALLEL RESONANT

CRYSTAL OSCILLATOR
CIRCUIT (USING XT, HS
OR LP OSCILLATOR
MODE)

+5V To Other Devices

10K 4.7K 74AS04 PIC16C5X

74AS04 Open OSC2


XTAL

20 pF = 20 pF

Figure 4-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 $k\Omega$ resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 4-4:

EXAMPLE OF EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



PIC16C5X

NOTES:


TABLE 5-3: RESET CONDITIONS FOR ALL REGISTERS

| Register | Address | Power-On Reset | MCLR or WDT Reset |
|--------------------------------|---------|----------------|-------------------|
| W | N/A | xxxx xxxx | uuuu uuuu |
| TRIS | N/A | 1111 1111 | 1111 1111 |
| OPTION | N/A | 11 1111 | 11 1111 |
| INDF | 00h | xxxx xxxx | uuuu uuuu |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu |
| PCL | 02h | 1111 1111 | 1111 1111 |
| STATUS | 03h | 0001 1xxx | 000q quuu |
| FSR ⁽¹⁾ | 04h | 1xxx xxxx | luuu uuuu |
| PORTA | 05h | xxxx | uuuu |
| PORTB | 06h | xxxx xxxx | uuuu uuuu |
| PORTC ⁽²⁾ | 07h | xxxx xxxx | uuuu uuuu |
| General Purpose Register Files | 07-7Fh | xxxx xxxx | uuuu uuuu |

Legend: x = unknown u = unchanged - = unimplemented, read as '0' q = see tables in Table 5-1 for possible values.

2: General purpose register file on PIC16C54/CR54/C56/CR56/C58/CR58.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



© 1997-2013 Microchip Technology Inc.

Note 1: These values are valid for PIC16C57/CR57/C58/CR58. For the PIC16C54/CR54/C55/C56/CR56, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.

5.1 Power-On Reset (POR)

The PIC16C5X family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip RESET for most power-up situations. To use this feature, the user merely ties the $\overline{\text{MCLR}}/\text{VPP}$ pin to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 5-1.

The Power-On Reset circuit and the Device Reset Timer (Section 5.2) circuit are closely related. On power-up, the RESET latch is set and the DRT is RESET. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will RESET the reset latch and thus end the on-chip RESET signal.

A power-up example where \overline{MCLR} is not tied to VDD is shown in Figure 5-3. VDD is allowed to rise and stabilize before bringing \overline{MCLR} high. The chip will actually come out of reset TDRT msec after \overline{MCLR} goes high.

In Figure 5-4, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper RESET. However, Figure 5-5 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 5-2).


Note: When the device starts normal operation (exits the RESET condition), device oper-

ating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For more information on PIC16C5X POR, see *Power-Up Considerations* - AN522 in the <u>Embedded Control Handbook</u>.

The POR circuit does not produce an internal RESET when VDD declines.

FIGURE 5-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- R1 = 100Ω to 1 k Ω will limit any current flowing into $\overline{\text{MCLR}}$ from external capacitor C in the event of $\overline{\text{MCLR}}$ pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

7.0 I/O PORTS

As with any other register, the I/O Registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

7.1 PORTA

PORTA is a 4-bit I/O Register. Only the low order 4 bits are used (RA<3:0>). Bits 7-4 are unimplemented and read as '0's.

7.2 PORTB

PORTB is an 8-bit I/O Register (PORTB<7:0>).

7.3 PORTC

PORTC is an 8-bit I/O Register for PIC16C55, PIC16C57 and PIC16CR57.

PORTC is a General Purpose Register for PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16C58 and PIC16CR58.

7.4 TRIS Registers

The Output Driver Control Registers are loaded with the contents of the W Register by executing the TRIS f instruction. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance (input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS Registers are "write-only" and are set (output drivers disabled) upon RESET.

7.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 7-1. All ports may be used for both input and output operation. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

FIGURE 7-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN




TABLE 7-1: SUMMARY OF PORT REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on MCLR and WDT Reset |
|---------|-------|-------|-------|-----------|------------|----------|----------|-------|-------|-------------------------------|-----------------------------|
| N/A | TRIS | | I/O | Control R | egisters (| TRISA, T | RISB, TR | ISC) | | 1111 1111 | 1111 1111 |
| 05h | PORTA | _ | _ | _ | _ | RA3 | RA2 | RA1 | RA0 | xxxx | uuuu |
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 07h | PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0', Shaded cells = unimplemented, read as '0'

8.0 TIMERO MODULE AND TMRO REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
 - Edge select for external clock

Figure 8-1 is a simplified block diagram of the Timer0 module, while Figure 8-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 8-3 and Figure 8-4). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 8.1.

Note: The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both.

The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 8.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 8-1.

FIGURE 8-1: TIMERO BLOCK DIAGRAM




FIGURE 8-2: ELECTRICAL STRUCTURE OF TOCKI PIN




FIGURE 8-3: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALER




FIGURE 8-4: TIMERO TIMING: INTERNAL CLOCK/PRESCALER 1:2




TABLE 8-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on MCLR and WDT Reset |
|---------|--------|----------|------------|------------|-----------|-------|-------|-------|-------|-------------------------------|-----------------------------|
| 01h | TMR0 | Timer0 - | 8-bit real | -time cloc | k/counter | | | | | xxxx xxxx | uuuu uuuu |
| N/A | OPTION | _ | _ | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 11 1111 | 11 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells not used by Timer0.

TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

| MPLAB® Integrated Development Environment / | | S S S S S S S | | | | \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | <u> </u> | |
|--|---------------------------------------|---------------------------------------|---|---|---|--|------------|----------|---|
| MPLAB® C17 C Compiler MPLAB® C18 C Compiler | | | | | | | | > | |
| MPLAB® C18 C Compiler | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | > | |
| MPASM™ Assembler/ MPLINK™ Object Linker ✓ | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | > > > > > | | | | | | ` | |
| MPLAB® ICE In-Circuit Emulator | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | > > > > | | | | | | | |
| ICEPIC™ In-Circuit Emulator | > > > | · · · | | | | | | | |
| MPLAB® ICD In-Circuit Debugger PICSTART® Plus Entry Level Development Programmer PRO MATE® II Universal Device Programmer PICDEM™ 1 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 4 Demonstration At A A B B B B B B B B B B B B B B B B B | \ \ \ \ | > > > | | | | | | | |
| PICSTART® Plus Entry Level Development Programmer PRO MATE® II Universal Device Programmer PICDEM™ 1 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 4 Demonstration Board PICDEM™ 4 Demonstration Board PICDEM™ 4 Demonstration Board PICDEM™ 4 Demonstration | ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` | > > | | | | | | | |
| PRO MATE® II Universal Device Programmer PICDEM™ 1 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 4A Demonstration PICDEM™ 4A Demonstration PICDEM™ 4A Demonstration | > | > | | | | _ | | | |
| W TM 1 Demonstration W TM 2 Demonstration W TM 3 Demonstration | | | | | | <u> </u> | ` <u> </u> | > | |
| PICDEM™ 2 Demonstration Board PICDEM™ 3 Demonstration Board PICDEM™ 14A Demonstration | + | | _ | > | | | | | |
| PICDEM™ 3 Demonstration Board PICDEM™ 14A Demonstration Board | | | | | | ` <u>`</u> | | | |
| PICDEM™ 14A Demonstration Board | | | > | | | | | | |
| | | | | | | | | | |
| PICDEM™ 17 Demonstration Board | | | | * | ` | | | | |
| | | | | | | | | > | |
| | | | - | | | | | ` | |
| microID™ Programmer's Kit | | | | | | | | | > |
| 5 125 kHz microID™ Developer's Kit | | | | | | | | | ` |
| 125 kHz Anticollision microlD™ Developer's Kit | | | | | | | | | > |
| 13.56 MHz Anticollision microID™ Developer's Kit | | | | | | | | | > |
| MCP2510 CAN Developer's Kit | | | | | | | | | ^ |

12.2 DC Characteristics: PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

| PIC16C (Indus | | 57-RCI, XTI, 10I, HSI, LPI | | | | | (unless otherwise specified) TA ≤ +85°C for industrial |
|------------------|--------|--|---------------------------------|---------------------------------|------------------------------------|----------------------------|---|
| Param No. | Symbol | Characteristic/Device | Min | Тур† | Max | Units | Conditions |
| D001 | VDD | Supply Voltage PIC16C5X-RCI PIC16C5X-XTI PIC16C5X-10I PIC16C5X-HSI PIC16C5X-LPI | 3.0 3.0 4.5 4.5 2.5 | _ _ _ _ | 6.25 6.25 5.5 5.5 6.25 | V V V V | |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | _ | V | Device in SLEEP mode |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | _ | Vss | _ | V | See Section 5.1 for details on Power-on Reset |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | _ | _ | V/ms | See Section 5.1 for details on Power-on Reset |
| D010 | IDD | Supply Current ⁽²⁾ PIC16C5X-RCI ⁽³⁾ PIC16C5X-XTI PIC16C5X-10I PIC16C5X-HSI PIC16C5X-HSI PIC16C5X-LPI | _ _ _ _ | 1.8 1.8 4.8 4.8 9.0 | 3.3 3.3 10 10 20 40 | mA mA mA mA μA | FOSC = 4 MHz, VDD = 5.5V FOSC = 4 MHz, VDD = 5.5V FOSC = 10 MHz, VDD = 5.5V FOSC = 10 MHz, VDD = 5.5V FOSC = 20 MHz, VDD = 5.5V FOSC = 32 kHz, VDD = 3.0V, WDT disabled |
| D020 | IPD | Power-down Current ⁽²⁾ | _ _ | 4.0 0.6 | 14 12 | μ Α μ Α | VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled |

^{*} These parameters are characterized but not tested.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

[†] Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

13.4 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

| DC CH | ARACTE | RISTICS | Standard O Operating Te | | | | otherwise specified) 125°C for extended |
|--------------|--------|--|--|-------------------------------|---|---------------------------------------|---|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| D030 | VIL | Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 | Vss Vss Vss Vss Vss | | 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD | > > > > > > > > > > > > > > > > > > > | Pin at hi-impedance RC mode only ⁽³⁾ XT, HS and LP modes |
| D040 | VIH | Input High Voltage I/O ports I/O ports I/O ports I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 Hysteresis of Schmitt Trigger inputs | 0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD | | VDD VDD VDD VDD VDD VDD VDD | V V V V V | For all $VDD^{(4)}$ $4.0V < VDD \le 5.5V^{(4)}$ VDD > 5.5V RC mode only ⁽³⁾ XT, HS and LP modes |
| D060 | lıL | Input Leakage Current ^(1,2) I/O ports MCLR MCLR TOCKI OSC1 | -1.0 -5.0 -3.0 -3.0 | 0.5 — 0.5 0.5 0.5 | +1.0 +5.0 +3.0 +3.0 | μΑ μΑ μΑ μΑ μΑ | For VDD ≤ 5.5V: VSS ≤ VPIN ≤ VDD, pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS ≤ VPIN ≤ VDD VSS ≤ VPIN ≤ VDD, XT, HS and LP modes |
| D080 | Vol | Output Low Voltage I/O ports OSC2/CLKOUT | | _ _ | 0.6 0.6 | V V | IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC mode only |
| D090 | Voн | Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT | VDD - 0.7 VDD - 0.7 | _ _ | | V V | IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC mode only |

^{*} These parameters are characterized but not tested.

- 2: Negative current is defined as coming out of the pin.
- **3:** For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 4: The user may use the better of the two specifications.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

14.0 DEVICE CHARACTERIZATION - PIC16C54A

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean – 3σ) respectively, where σ is a standard deviation, over the whole temperature range.




FIGURE 14-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 14-1: RC OSCILLATOR FREQUENCIES

| Сехт | REXT | | rage 5 V, 25°C |
|--------|------|---------|-------------------|
| 20 pF | 3.3K | 5 MHz | ± 27% |
| | 5K | 3.8 MHz | ± 21% |
| | 10K | 2.2 MHz | ± 21% |
| | 100K | 262 kHz | ± 31% |
| 100 pF | 3.3K | 1.6 MHz | ± 13% |
| | 5K | 1.2 MHz | ± 13% |
| | 10K | 684 kHz | ± 18% |
| | 100K | 71 kHz | ± 25% |
| 300 pF | 3.3K | 660 kHz | ± 10% |
| | 5.0K | 484 kHz | ± 14% |
| | 10K | 267 kHz | ± 15% |
| | 100K | 29 kHz | ± 19% |

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviations from the average value for VDD = 5V.

FIGURE 14-4: TYPICAL RC OSC FREQUENCY vs. VDD, CEXT = 300 PF




FIGURE 14-5: TYPICAL IPD vs. Vdd, WATCHDOG DISABLED




FIGURE 14-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (XT, HS, AND LP MODES) vs. VDD





FIGURE 14-12: TYPICAL IDD VS. FREQUENCY (EXTERNAL CLOCK, 25°C)



15.6 Timing Diagrams and Specifications

AC Characteristics

FIGURE 15-2: EXTERNAL CLOCK TIMING - PIC16C54A




TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A

Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial

-20°C \leq TA \leq +85°C for industrial - PIC16LV54A-02I

 -40° C \leq TA \leq +125 $^{\circ}$ C for extended

Param Symbol Characteristic Min Max Units Conditions Typ† No. External CLKIN Fre-Fosc DC MHz XT osc mode 4.0 quency⁽¹⁾ XT osc mode (PIC16LV54A) DC 2.0 MHz MHz HS osc mode (04) DC 4.0 DC 10 MHz HS osc mode (10) DC 20 MHz HS osc mode (20) DC 200 kHz LP osc mode Oscillator Frequency⁽¹⁾ DC MHz RC osc mode 4.0 DC 2.0 MHz RC osc mode (PIC16LV54A) 0.1 4.0 MHz XT osc mode MHz XT osc mode (PIC16LV54A) 2.0 0.1 4.0 MHz HS osc mode (04) 4.0 4.0 10 MHz HS osc mode (10) 20 MHz HS osc mode (20) 4.0 200 LP osc mode 5.0 kHz

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.


2: Instruction cycle period (TcY) equals four times the input oscillator time base period.


^{*} These parameters are characterized but not tested.


[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

PIC16C5X

NOTES:







17.3 DC Characteristics: PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial, Extended)
PIC16LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial)
PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial, Extended)
PIC16LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

| DC CH | ARACTE | RISTICS | Standard Operat Operating Tempe | | 0°C ≤ 7 -40°C ≤ 7 | TA ≤ +70 TA ≤ +85 | otherwise specified) O'C for commercial S'C for industrial 25°C for extended |
|--------------|--------|---|--|-------------------|--|----------------------|---|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| D030 | VIL | Input Low Voltage I/O Ports I/O Ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 | Vss Vss Vss Vss Vss | _ _ _ _ | 0.8 V 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD | V V V V | 4.5V <vdd 5.5v="" mode="" only<sup="" otherwise="" rc="" ≤="">(3) XT, HS and LP modes</vdd> |
| D040 | VIH | Input High Voltage I/O ports I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 | 2.0 0.25 Vdd+0.8 0.85 Vdd 0.85 Vdd 0.85 Vdd 0.7 Vdd | _ _ _ _ | VDD VDD VDD VDD VDD VDD | V V V V | 4.5V < VDD ≤ 5.5V Otherwise RC mode only ⁽³⁾ XT, HS and LP modes |
| D050 | VHYS | Hysteresis of Schmitt Trigger inputs | 0.15 VDD* | _ | _ | V | |
| D060 | lı∟ | Input Leakage Current ^(1,2) I/O ports | -1.0 | 0.5 | +1.0 | μΑ | For VDD ≤ 5.5V: VSS ≤ VPIN ≤ VDD, pin at hi-impedance |
| | | MCLR MCLR TOCKI OSC1 | -5.0 -3.0 -3.0 | 0.5 0.5 0.5 | +5.0 +3.0 +3.0 — | μΑ μΑ μΑ μΑ | VPIN = VSS +0.25V VPIN = VDD VSS ≤ VPIN ≤ VDD VSS ≤ VPIN ≤ VDD, XT, HS and LP modes |
| D080 | Vol | Output Low Voltage I/O ports OSC2/CLKOUT | | _ | 0.6 0.6 | V V | IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC mode only |
| D090 | Voн | Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT | VDD - 0.7 VDD - 0.7 | _ | | V V | IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC mode only |

These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

^{2:} Negative current is defined as coming out of the pin.

^{3:} For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF, 25°C




FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF, 25°C




FIGURE 18-16: PORTA, B AND C IOH vs. Voh, VDD = 5 V






FIGURE 18-17: PORTA, B AND C IOL vs. Vol, VDD = 3 V



18-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES* | | N | IILLIMETERS | 3 |
|----------------------------|--------|------|---------|------|-------|-------------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .170 | .183 | .195 | 4.32 | 4.64 | 4.95 |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 |
| Standoff | A1 | .015 | .023 | .030 | 0.38 | 0.57 | 0.76 |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Ceramic Pkg. Width | E1 | .285 | .290 | .295 | 7.24 | 7.37 | 7.49 |
| Overall Length | D | .880 | .900 | .920 | 22.35 | 22.86 | 23.37 |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 |
| Upper Lead Width | B1 | .050 | .055 | .060 | 1.27 | 1.40 | 1.52 |
| Lower Lead Width | В | .016 | .019 | .021 | 0.41 | 0.47 | 0.53 |
| Overall Row Spacing § | eB | .345 | .385 | .425 | 8.76 | 9.78 | 10.80 |
| Window Width | W1 | .130 | .140 | .150 | 3.30 | 3.56 | 3.81 |
| Window Length | W2 | .190 | .200 | .210 | 4.83 | 5.08 | 5.33 |

^{*} Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-036

Drawing No. C04-010