



Welcome to **E-XFL.COM**


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	3KB (2K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	73 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc58b-04-ss

Pin Diagrams



Device Differences

Device Differences						
Device	Voltage Range	Oscillator Selection (Program)	Oscillator	Process Technology (Microns)	ROM Equivalent	MCLR Filter
PIC16C54	2.5-6.25	Factory	See Note 1	1.2	PIC16CR54A	No
PIC16C54A	2.0-6.25	User	See Note 1	0.9	_	No
PIC16C54C	2.5-5.5	User	See Note 1	0.7	PIC16CR54C	Yes
PIC16C55	2.5-6.25	Factory	See Note 1	1.7	_	No
PIC16C55A	2.5-5.5	User	See Note 1	0.7	_	Yes
PIC16C56	2.5-6.25	Factory	See Note 1	1.7	_	No
PIC16C56A	2.5-5.5	User	See Note 1	0.7	PIC16CR56A	Yes
PIC16C57	2.5-6.25	Factory	See Note 1	1.2	_	No
PIC16C57C	2.5-5.5	User	See Note 1	0.7	PIC16CR57C	Yes
PIC16C58B	2.5-5.5	User	See Note 1	0.7	PIC16CR58B	Yes
PIC16CR54A	2.5-6.25	Factory	See Note 1	1.2	N/A	Yes
PIC16CR54C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR56A	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR57C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR58B	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Note: The table shown above shows the generic names of the PIC16C5X devices. For device varieties, please refer to Section 2.0.

NOTES:

FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



NOTES:

PIC16CR56A,

9.1 **Configuration Bits**

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits for the PIC16C54A, PIC16CR54A, PIC16C54C, PIC16CR54C, PIC16C56A, PIC16C55A,

PIC16C57C,

One bit is for code protection for the PIC16C54, PIC16C55, PIC16C56 and PIC16C57 devices (Register 9-2).

PIC16C58B, and PIC16CR58B devices (Register 9-1).

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

REGISTER 9-1: CONFIGURATION WORD FOR PIC16C54A/CR54A/C54C/CR54C/C55A/C56A/ CR56A/C57C/CR57C/C58B/CR58B

PIC16CR57C,

CP	CP	СР	CP	CP	CP	CP	CP	СР	WDTE	FOSC1	FOSC0
bit 11											bit 0

bit 11-3: CP: Code Protection Bit

1 = Code protection off 0 = Code protection on

bit 2: WDTE: Watchdog timer enable bit

> 1 = WDT enabled 0 = WDT disabled

FOSC1:FOSC0: Oscillator Selection Bit

00 = LP oscillator 01 = XT oscillator 10 = HS oscillator 11 = RC oscillator

Note 1: Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to determine how to access the configuration word.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

© 1997-2013 Microchip Technology Inc.

BSF	Bit Set f					
Syntax:	[label]	BSF f,b				
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	$\begin{aligned} 0 &\leq f \leq 31 \\ 0 &\leq b \leq 7 \end{aligned}$				
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	0101	0101 bbbf ffff				
Description:	Bit 'b' in r	egister 'f'	is set.			
Words:	1					
Cycles:	1					
Example:	BSF	FLAG_RE	EG, 7			
	ore Instruction FLAG_REG = 0x0A or Instruction					
FLAG_F	REG = 0)x8A				

BTFSC	Bit Test f, Skip if Clear				
Syntax:	[label] BTFSC f,b				
Operands:	$0 \le f \le 31$ $0 \le b \le 7$				
Operation:	skip if $(f < b >) = 0$				
Status Affected:	None				
Encoding:	0110 bbbf ffff				
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example:	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • •	E			
Before Instru PC After Instruct	= address (HERE)				
if FLAG PC if FLAG PC	= address (TRUE);				

BTFSS	Bit Test f, Skip if Set				
Syntax:	[label] BTFSS f,b				
Operands:	$0 \le f \le 31$ $0 \le b < 7$				
Operation:	skip if $(f < b >) = 1$				
Status Affected:	None				
Encoding:	0111 bbbf ffff				
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • •	:			
Before Instru PC After Instruc If FLAG- PC if FLAG- PC	= address (HERE) ction <1> = 0,				

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $(k) \rightarrow (W)$
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru	uction
W =	
After Instruc	
W =	0xBF
Z =	0

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(W).OR. (f) \rightarrow (dest)
Status Affected:	Z
Encoding:	0001 00df ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	IORWF RESULT, 0
Before Instru RESUL ⁻ W After Instruct RESUL ⁻ W Z	$\Gamma = 0x13$ = 0x91 tion

MOVF	Move f				
Syntax:	[label] MOVF f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$				
Operation:	$(f) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0010 00df ffff				
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example:	MOVF FSR, 0				
After Instruction W = value in FSR register					

MOVLW	Move Literal to W				
Syntax:	[label]	MOVLW	k		
Operands:	$0 \le k \le 2$	55			
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Encoding:	1100	kkkk	kkkk		
Description:	The eight bit literal 'k' is loaded into the W register.				
Words:	1				
Cycles:	1				
Example:	MOVLW	0x5A			
After Instruction W = 0x5A					

SUBWF	Subtract W from f	SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SUBWF f,d	Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$	Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation: Status Affected:	$(f) - (W) \rightarrow (dest)$ C, DC, Z	Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$
		Status Affected:	None
Encoding:	0000 10df ffff	Encoding:	0011 10df ffff
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in
Words:	1		register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBWF REG1, 1	Cycles:	1
Before Instru	uction	Example	SWAPF REG1, 0
REG1 W C After Instruc REG1	= 3 = 2 = ? ition = 1	Before Instr REG1 After Instruc REG1 W	= 0xA5
W	= 2		
C Evernle 2:	= 1 ; result is positive		
Example 2: Before Instru	uction	TRIS	Load TRIS Register
REG1	= 2	Syntax:	[label] TRIS f
W	= 2	Operands:	f = 5, 6 or 7
С	= ?	Operation:	$(W) \rightarrow TRIS$ register f
After Instruc		Status Affected:	• ,
REG1	= 0		
W	= 2	Encoding:	0000 0000 Offf
C Example 3: Before Ins		Description:	TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register.
REG1	= 1	Words:	1
W	= 2	Cycles:	1
C	= ?	•	
After Instruc REG1	· ·	Example	TRIS PORTB
W	= 0xFF = 2	Before Instru	
C	= 0 ; result is negative	W After Instruc TRISB	= 0xA5 tion = 0xA5

12.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial) PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC CH	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}\text{C} \le \text{TA} \le +70^{\circ}\text{C}$ for commercial $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial						
Param No.	Symbol	Characteristic/Device	Min	Тур†	Max	Units	Conditions		
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vss Vss Vss Vss Vss	_ _ _ _	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP		
D040	ViH	Input High Voltage I/O ports I/O ports I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger)	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD	V V V V V	For all VDD ⁽⁴⁾ 4.0V < VDD ≤ 5.5V ⁽⁴⁾ VDD > 5.5V PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP		
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15 VDD*	_	_	V			
D060	IIL	Input Leakage Current ^(1,2) I/O ports MCLR MCLR TOCKI OSC1	-1 -5 -3 -3	0.5 — 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	For Vdd \leq 5.5V: VSS \leq VPIN \leq VDD, pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP		
D080	Vol	Output Low Voltage I/O ports OSC2/CLKOUT	_	_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC		
D090	Voн	Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT	VDD - 0.7 VDD - 0.7	_ _		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC		

^{*} These parameters are characterized but not tested.

- 2: Negative current is defined as coming out of the pin.
- **3:** For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 4: The user may use the better of the two specifications.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

12.5 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

DC CH	ARACTER	RISTICS	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended						
Param No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions		
D030	VIL	Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vss Vss Vss Vss Vss	11111	0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP		
D040	VHYS	Input High Voltage I/O ports I/O ports I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1 (Schmitt Trigger) Hysteresis of Schmitt	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD VDD	V V V V V	For all $VDD^{(4)}$ $4.0V < VDD \le 5.5V^{(4)}$ VDD > 5.5 V PIC16C5X-RC only ⁽³⁾ PIC16C5X-XT, 10, HS, LP		
D060	lι∟	Trigger inputs Input Leakage Current (1,2) I/O ports MCLR MCLR TOCKI OSC1	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5 V: VSS \leq VPIN \leq VDD, pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP		
D080	Vol	Output Low Voltage I/O ports OSC2/CLKOUT		_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC		
D090	Voн	Output High Voltage ⁽²⁾ I/O ports OSC2/CLKOUT	VDD - 0.7 VDD - 0.7	_		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC		

^{*} These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

^{2:} Negative current is defined as coming out of the pin.

^{3:} For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

^{4:} The user may use the better of the two specifications.

12.7 Timing Diagrams and Specifications

FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57




TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Symbol	Characteristic Min Typ† Max Units Conditions							
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	4.0	MHz	XT osc mode		
			DC	_	10	MHz	10 MHz mode		
			DC	_	20	MHz	HS osc mode (Comm/Ind)		
			DC	_	16	MHz	HS osc mode (Ext)		
			DC	_	40	kHz	LP osc mode		
		Oscillator Frequency ⁽¹⁾	DC	_	4.0	MHz	RC osc mode		
			0.1	_	4.0	MHz	XT osc mode		
			4.0	_	10	MHz	10 MHz mode		
			4.0	_	20	MHz	HS osc mode (Comm/Ind)		
			4.0	_	16	MHz	HS osc mode (Ext)		
			DC	_	40	kHz	LP osc mode		

^{*} These parameters are characterized but not tested.

- Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

[†] Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 12-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57




TABLE 12-4: TIMERO CLOCK REQUIREMENTS - PIC16C54/55/56/57

AC Ch	aracterist	Operating Temperature	9 0°C ≤ TA ≤ -40°C ≤ TA ≤	unless otherwise specified) TA \leq +70°C for commercial TA \leq +85°C for industrial TA \leq +125°C for extended					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions		
40	Tt0H	TOCKI High Pulse Width - No Prescaler - With Prescaler	0.5 Tcy + 20* 10*			ns ns			
41	Tt0L	Tocki Low Pulse Width - No Prescaler - With Prescaler	0.5 TcY + 20* 10*	_	_	ns ns			
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)		

These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 13-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A

AC Characteristics		Operating Temperature $0^{\circ}C \le -40^{\circ}C \le$	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Symbol	Characteristic Min Typ† Max Units Conditions								
30	TmcL	MCLR Pulse Width (low)	1.0*	_		μS	VDD = 5.0V			
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7.0*	18*	40*	ms	VDD = 5.0V (Comm)			
32	TDRT	Device Reset Timer Period	7.0*	18*	30*	ms	VDD = 5.0V (Comm)			
34 Tioz I/O Hi-impedance from MCLR Low				_	1.0*	μS				

^{*} These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

15.2 DC Characteristics: PIC16C54A-04E, 10E, 20E (Extended) PIC16LC54A-04E (Extended)

PIC16LC54A-04E (Extended)							tions (unless otherwise specified) $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended	
PIC16C54A-04E, 10E, 20E (Extended)				ard Ope ting Tem	_		tions (unless otherwise specified) -40 °C \leq TA \leq +125°C for extended	
Param No.	Symbol	Characteristic	Min Typ† Max Units Conditions					
	IPD	Power-down Current ⁽²⁾						
D020		PIC16LC54A		2.5 0.25	15 7.0	μA μA	VDD = 2.5V, WDT enabled, Extended VDD = 2.5V, WDT disabled, Extended	
D020A		PIC16C54A	_	5.0 0.8	22 18*	μA μA	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled	

- Legend: Rows with standard voltage device data only are shaded for improved readability.
 - * These parameters are characterized but not tested.
 - † Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode <u>are: OSC1 = external square</u> wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode. The power-down current in SLEEP mode does not depend on the oscillator type.
 - 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.

FIGURE 16-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)




FIGURE 16-6: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (25°C)




FIGURE 17-8: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X




TABLE 17-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X

AC Charac	teristics	Standard Operating Conditions (L Operating Temperature $0^{\circ}C \le -40^{\circ}C \le $	$TA \le +7$ $TA \le +8$	0°C for 5°C for	commei industria	rcial al		
Param No.	Symbol	Characteristic	Characteristic Min Typ† Max Units Conditions					
30	TmcL	MCLR Pulse Width (low)	1000*	_	_	ns	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
32	TDRT	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Comm)	
34	Tioz	I/O Hi-impedance from MCLR Low	O Hi-impedance from MCLR Low 100* 300* 1000* ns					

^{*} These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

19.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

T	
F Frequency	T Time
Lowercase letters (pp) and their meanings:	
рр	
2 45	ma MOLD

pp		
2	to	mc MCLR
ck	CLKOUT	osc oscillator
су	cycle time	os OSC1
drt	device reset timer	t0 T0CKI
io	I/O port	wdt watchdog timer

Uppercase letters and their meanings:

	orease letters and tron meanings.		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 19-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS - PIC16C54C/C55A/C56A/C57C/C58B-40




FIGURE 19-6: TIMERO CLOCK TIMINGS - PIC16C5X-40





TABLE 19-4: TIMERO CLOCK REQUIREMENTS PIC16C5X-40

A	AC Charac	steristics Standard Operation Operating Temperature Standard Operation Operation Standard Operation Operat	•			-	•
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 Tcy + 20*	_		ns	
		- With Prescaler	10*		—	ns	
41	TtOL	T0CKI Low Pulse Width - No Prescaler	0.5 Tcy + 20*	_	_	ns	
		- With Prescaler	10*		—	ns	
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.

[†] Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



INDEX	Extended	82, 84
	Industrial	80, 83
A	PIC16LV54A	
Absolute Maximum Ratings	Commercial	108, 109
PIC16C54/55/56/5767	Industrial	108, 109
PIC16C54A103	DECF	54
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/	DECFSZ	54
C58B/CR58B131	Development Support	61
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/	Device Characterization	
C58B/CR58B-40	PIC16C54/55/56/57/CR54A	91
PIC16CR54A	PIC16C54A	
ADDWF	PIC16C54C/C55A/C56A/C57C/C58B-40	
	Device Reset Timer (DRT)	
ALU9	Device Varieties	
ANDLW	Digit Carry (DC) bit	
ANDWF51	DRT	
Applications5	DIX1	20
Architectural Overview9	E	
Assembler		
MPASM Assembler61	Electrical Specifications	07
В	PIC16C54/55/56/57	
В	PIC16C54A	
Block Diagram	PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/	
On-Chip Reset Circuit20	C58B/CR58B	
PIC16C5X Series10	PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/	
Timer037	C58B/CR58B-40	
TMR0/WDT Prescaler41	PIC16CR54A	79
Watchdog Timer46	Errata	3
Brown-Out Protection Circuit	External Power-On Reset Circuit	21
BSF	<u> </u>	
BTFSC	F	
BTFSS	Family of Devices	
511 00	PIC16C5X	6
C	FSR Register	33
CALL31, 53	Value on reset	
·	13.00	
Carry (C) bit	G	
Clocking Scheme	General Purpose Registers	
CLRF53	Value on reset	20
CLRW	GOTO	
CLRWDT53	GO10	31, 33
CMOS Technology1	Н	
Code Protection43, 47		
COMF54	High-Performance RISC CPU	1
Compatibility182	1	
Configuration Bits44	•	
_	I/O Interfacing	
D	I/O Ports	
Data Memory Organization26	I/O Programming Considerations	36
DC Characteristics	ICEPIC In-Circuit Emulator	62
PIC16C54/55/56/57	ID Locations	43, 47
Commercial	INCF	55
Extended	INCFSZ	55
Industrial	INDF Register	33
PIC16C54A	Value on reset	20
Commercial104, 109	Indirect Data Addressing	
•	Instruction Cycle	
Extended	Instruction Flow/Pipelining	
·	Instruction Set Summary	
PIC16C54C/C55A/C56A/C57C/C58B-40	IORLW	
Commercial	IORUWIORWF	
PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/	IOIXWF	36
C58B/CR58B	K	
Commercial134, 138		٠.
Extended137, 138	KeeLoq Evaluation and Programming Tools	64
Industrial134, 138	L	
PIC16CR54A		
Commercial 80, 83	Loading of PC	31