
# E · ) Cattlee Semiconductor Corporation - <u>LCMXO3L-2100E-5MG256C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 264  |
| Number of Logic Elements/Cells | 2112   |
| Total RAM Bits                 | 75776  |
| Number of I/O                  | 206  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 256-VFBGA  |
| Supplier Device Package        | 256-CSFBGA (9x9)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-2100e-5mg256c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 1-1. MachXO3L/LF Family Selection Guide

| Features  |                                  | MachXO3L-640/<br>MachXO3LF-640 | MachXO3L-1300/<br>MachXO3LF-1300 | MachXO3L-2100/<br>MachXO3LF-2100 | MachXO3L-4300/<br>MachXO3LF-4300 | MachXO3L-6900/<br>MachXO3LF-6900 | MachXO3L-9400/<br>MachXO3LF-9400 |
|---|----------------------------------|--------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| LUTs  |                                  | 640                            | 1300                             | 2100                             | 4300                             | 6900                             | 9400                             |
| Distributed R   | AM (kbits)                       | 5                              | 10                               | 16                               | 34                               | 54                               | 73                               |
| EBR SRAM (  | kbits)                           | 64                             | 64                               | 74                               | 92                               | 240                              | 432                              |
| Number of PL  | Ls                               | 1                              | 1                                | 1                                | 2                                | 2                                | 2                                |
| Hardened  | I <sup>2</sup> C                 | 2                              | 2                                | 2                                | 2                                | 2                                | 2                                |
| Functions:  | SPI                              | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
|   | Timer/Counter                    | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
|   | Oscillator                       | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
| MIPI D-PHY  | Support                          | Yes                            | Yes                              | Yes                              | Yes                              | Yes                              | Yes                              |
| Multi Time Pr<br>NVCM                                   | ogrammable                       | MachXO3L-640                   | MachXO3L-1300                    | MachXO3L-2100                    | MachXO3L-4300                    | MachXO3L-6900                    | MachXO3L-9400                    |
| Programmabl   | le Flash                         | MachXO3LF-640                  | MachXO3LF-1300                   | MachXO3LF-2100                   | MachXO3LF-4300                   | MachXO3LF-6900                   | MachXO3LF-9400                   |
| Packages  |                                  |                                |                                  | ю                                |                                  |                                  |                                  |
| 36-ball WLCSP <sup>1</sup><br>(2.5 mm x 2.5 mm, 0.4 mm) |                                  |                                | 28                               |                                  |                                  |                                  |                                  |
| 49-ball WLCS<br>(3.2 mm x 3.2                           | SP <sup>1</sup><br>2 mm, 0.4 mm) |                                |                                  | 38                               |                                  |                                  |                                  |
| 81-ball WLCS<br>(3.8 mm x 3.8                           | SP <sup>1</sup><br>3 mm, 0.4 mm) |                                |                                  |                                  | 63                               |                                  |                                  |
| 121-ball csfB<br>(6 mm x 6 mr                           |                                  | 100                            | 100                              | 100                              | 100                              |                                  |                                  |
| 256-ball csfB<br>(9 mm x 9 mr                           |                                  | 2                              | 206                              | 206                              | 206                              | 206                              | 206                              |
| 324-ball csfB<br>(10 mm x 10                            |                                  |                                |                                  | 268                              | 268                              | 281                              |                                  |
| 256-ball caB0<br>(14 mm x 14                            |                                  |                                | 206                              | 206                              | 206                              | 206                              | 206                              |
| 324-ball caB0<br>(15 mm x 15                            |                                  |                                |                                  | 279                              | 279                              | 279                              |                                  |
| 400-ball caB0<br>(17 mm x 17                            |                                  |                                |                                  |                                  | 335                              | 335                              | 335                              |
| 484-ball caB0<br>(19 mm x 19                            |                                  |                                |                                  |                                  |                                  |                                  | 384                              |

1. Package is only available for E=1.2 V devices.

2. Package is only available for C=2.5 V/3.3 V devices.

## Introduction

MachXO3<sup>™</sup> device family is an Ultra-Low Density family that supports the most advanced programmable bridging and IO expansion. It has the breakthrough IO density and the lowest cost per IO. The device IO features have the integrated support for latest industry standard IO.

The MachXO3L/LF family of low power, instant-on, non-volatile PLDs has five devices with densities ranging from 640 to 9400 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. MachXO3LF devices also support User Flash Memory (UFM). These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO3L/LF devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs



and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO3L/LF devices are available in two versions C and E with two speed grades: -5 and -6, with -6 being the fastest. C devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3 V or 2.5 V. E devices only accept 1.2 V as the external VCC supply voltage. With the exception of power supply voltage both C and E are functionally compatible with each other.

The MachXO3L/LF PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 x 2.5 mm WLCSP to the 19 x 19 mm caBGA. MachXO3L/LF devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The MachXO3L/LF devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO3L/LF devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO3L/LF devices also provide flexible, reliable and secure configuration from on-chip NVCM/Flash. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO3L/LF devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO3L/LF family of devices. Popular logic synthesis tools provide synthesis library support for MachXO3L/LF. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO3L/LF device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE<sup>™</sup> modules, including a number of reference designs licensed free of charge, optimized for the MachXO3L/LF PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



#### Figure 2-5. Primary Clocks for MachXO3L/LF Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

## Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



#### **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.

#### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-12 shows the output register block on the left, top and bottom edges.

Figure 2-12. MachXO3L/LF Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



#### Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



Table 2-11 shows the I/O standards (together with their supply and reference voltages) supported by the MachXO3L/LF devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1280, MachXO3 sysIO Usage Guide.

#### Table 2-11. Supported Input Standards

|                            |       | VCCIO (Typ.) |       |       |       |  |
|----------------------------|-------|--------------|-------|-------|-------|--|
| Input Standard             | 3.3 V | 2.5 V        | 1.8 V | 1.5 V | 1.2 V |  |
| Single-Ended Interfaces    |       |              |       |       |       |  |
| LVTTL                      | Yes   |              |       |       |       |  |
| LVCMOS33                   | Yes   |              |       |       |       |  |
| LVCMOS25                   |       | Yes          |       |       |       |  |
| LVCMOS18                   |       |              | Yes   |       |       |  |
| LVCMOS15                   |       |              |       | Yes   |       |  |
| LVCMOS12                   |       |              |       |       | Yes   |  |
| PCI                        | Yes   |              |       |       |       |  |
| Differential Interfaces    |       | •            |       |       |       |  |
| LVDS                       | Yes   | Yes          |       |       |       |  |
| BLVDS, MLVDS, LVPECL, RSDS | Yes   | Yes          |       |       |       |  |
| MIPI <sup>1</sup>          | Yes   | Yes          |       |       |       |  |
| LVTTLD                     | Yes   |              |       |       |       |  |
| LVCMOS33D                  | Yes   |              |       |       |       |  |
| LVCMOS25D                  |       | Yes          |       |       |       |  |
| LVCMOS18D                  |       |              | Yes   |       |       |  |

1. These interfaces can be emulated with external resistors in all devices.



#### Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

#### Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

| Port    | I/O | Description  |
|---------|-----|--|
| tc_clki | I   | Timer/Counter input clock signal   |
| tc_rstn | I   | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled   |
| tc_ic   | I   | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int  | 0   | Without WISHBONE – Can be used as overflow flag<br>With WISHBONE – Controlled by three IRQ registers   |
| tc_oc   | 0   | Timer counter output signal  |



#### Table 2-17. MachXO3L/LF Power Saving Features Description

| Device Subsystem                               | Feature Description  |
|--|--|
| Bandgap  | The bandgap can be turned off in standby mode. When the Bandgap is turned off, ana-<br>log circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are<br>also turned off. Bandgap can only be turned off for 1.2 V devices.   |
| Power-On-Reset (POR)                           | The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe $V_{CC}$ drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.     |
| On-Chip Oscillator                             | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.  |
| PLL  | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.  |
| I/O Bank Controller                            | Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.  |
| Dynamic Clock Enable for Primary<br>Clock Nets | Each primary clock net can be dynamically disabled to save power.  |
| Power Guard                                    | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources. |

For more details on the standby mode refer to TN1289, Power Estimation and Management for MachXO3 Devices.

### Power On Reset

MachXO3L/LF devices have power-on reset circuitry to monitor  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CCINT}$  and  $V_{CCIO}$  (controls configuration) voltage levels. It then triggers download from the on-chip configuration NVCM/Flash memory after reaching the  $V_{PORUP}$  level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "E" devices without voltage regulators,  $V_{CCINT}$  is the same as the  $V_{CC}$  supply voltage. For "C" devices with voltage regulators,  $V_{CCINT}$  is regulated from the  $V_{CC}$  supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as NVCM/Flash Download Time ( $t_{REFRESH}$ ) in the DC and Switching Characteristics section of this data sheet. Before and during configuration. Note that for "C" devices, a separate POR circuit monitors external  $V_{CC}$  voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor  $V_{CCINT}$  levels. If  $V_{CCINT}$  drops below  $V_{PORDNBG}$  level (with the bandgap circuitry switched on) or below  $V_{PORDNSRAM}$  level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels.  $V_{PORDNBG}$  and  $V_{PORDNSRAM}$  are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once an "E" device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a mini-mal, low power POR circuit is still operational (this corresponds to the  $V_{PORDNSRAM}$  reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the  $V_{CC}$  supply dropping below  $V_{CC}$  (min) they should not shut down the bandgap or POR circuit.



## Programming and Erase Supply Current – C/E Devices<sup>1, 2, 3, 4</sup>

| Symbol            | Parameter                           | Device                            | Typ.⁴ | Units |
|-------------------|-------------------------------------|-----------------------------------|-------|-------|
| I <sub>CC</sub>   | Core Power Supply                   | LCMXO3L/LF-1300C 256 Ball Package | 22.1  | mA    |
|                   |                                     | LCMXO3L/LF-2100C                  | 22.1  | mA    |
|                   |                                     | LCMXO3L/LF-2100C 324 Ball Package | 26.8  | mA    |
|                   |                                     | LCMXO3L/LF-4300C                  | 26.8  | mA    |
|                   |                                     | LCMXO3L/LF-4300C 400 Ball Package | 33.2  | mA    |
|                   |                                     | LCMXO3L/LF-6900C                  | 33.2  | mA    |
|                   |                                     | LCMXO3L/LF-9400C                  | 39.6  | mA    |
|                   |                                     | LCMXO3L/LF-640E                   | 17.7  | mA    |
|                   |                                     | LCMXO3L/LF-1300E                  | 17.7  | mA    |
|                   |                                     | LCMXO3L/LF-1300E 256 Ball Package | 18.3  | mA    |
|                   |                                     | LCMXO3L/LF-2100E                  | 18.3  | mA    |
|                   |                                     | LCMXO3L/LF-2100E 324 Ball Package | 20.4  | mA    |
|                   |                                     | LCMXO3L/LF-4300E                  | 20.4  | mA    |
|                   |                                     | LCMXO3L/LF-6900E                  | 23.9  | mA    |
|                   |                                     | LCMXO3L/LF-9400E                  | 28.5  | mA    |
| I <sub>CCIO</sub> | Bank Power Supply⁵<br>VCCIO = 2.5 V | All devices                       | 0     | mA    |

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes all inputs are held at  $V_{\mbox{\scriptsize CCIO}}$  or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5.  $T_J = 25$  °C, power supplies at nominal voltage.

6. Per bank.  $V_{CCIO} = 2.5$  V. Does not include pull-up/pull-down.



#### MIPI D-PHY Emulation

MachXO3L/LF devices can support MIPI D-PHY unidirectional HS (High Speed) and bidirectional LP (Low Power) inputs and outputs via emulation. In conjunction with external resistors High Speed IOs use the LVDS25E buffer and Low Power IOs use the LVCMOS buffers. The scheme shown in Figure 3-4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3-5 is one possible solution for MIPI D-PHY Transmitter implementation.

#### Figure 3-4. MIPI D-PHY Input Using External Resistors




Table 3-4. MIPI DC Conditions<sup>1</sup>

|                | Description  | Min. | Тур. | Max. | Units |
|----------------|--|------|------|------|-------|
| Receiver       |  | 1    | 1    | 1    |       |
| External Termi | nation   |      |      |      |       |
| RT             | 1% external resistor with VCCIO=2.5 V                |      | 50   |      | Ohms  |
|                | 1% external resistor with VCCIO=3.3 V                |      | 50   | _    | Ohms  |
| High Speed     |  |      |      |      |       |
| VCCIO          | VCCIO of the Bank with LVDS Emulated input<br>buffer | _    | 2.5  | _    | V     |
|                | VCCIO of the Bank with LVDS Emulated input<br>buffer | —    | 3.3  | —    | V     |
| VCMRX          | Common-mode voltage HS receive mode                  | 150  | 200  | 250  | mV    |
| VIDTH          | Differential input high threshold                    |      |      | 100  | mV    |
| VIDTL          | Differential input low threshold                     | -100 |      | —    | mV    |
| VIHHS          | Single-ended input high voltage                      | _    |      | 300  | mV    |
| VILHS          | Single-ended input low voltage                       | 100  |      | —    | mV    |
| ZID            | Differential input impedance                         | 80   | 100  | 120  | Ohms  |



## Maximum sysIO Buffer Performance

| I/O Standard | Max. Speed | Units |
|--------------|------------|-------|
| MIPI         | 450        | MHz   |
| LVDS25       | 400        | MHz   |
| LVDS25E      | 150        | MHz   |
| BLVDS25      | 150        | MHz   |
| BLVDS25E     | 150        | MHz   |
| MLVDS25      | 150        | MHz   |
| MLVDS25E     | 150        | MHz   |
| LVPECL33     | 150        | MHz   |
| LVPECL33E    | 150        | MHz   |
| LVTTL33      | 150        | MHz   |
| LVTTL33D     | 150        | MHz   |
| LVCMOS33     | 150        | MHz   |
| LVCMOS33D    | 150        | MHz   |
| LVCMOS25     | 150        | MHz   |
| LVCMOS25D    | 150        | MHz   |
| LVCMOS18     | 150        | MHz   |
| LVCMOS18D    | 150        | MHz   |
| LVCMOS15     | 150        | MHz   |
| LVCMOS15D    | 150        | MHz   |
| LVCMOS12     | 91         | MHz   |
| LVCMOS12D    | 91         | MHz   |



## I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCL clock frequency | _    | 400  | kHz   |

1. MachXO3L/LF supports the following modes:

• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)

• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)

2. Refer to the  $I^2C$  specification for timing requirements.

## SPI Port Timing Specifications<sup>1</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCK clock frequency | —    | 45   | MHz   |

1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

## **Switching Test Conditions**

Figure 3-9 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

#### Figure 3-9. Output Test Load, LVTTL and LVCMOS Standards



| Table 3-6. Test Fixture Required Components, | Non-Terminated Interfaces |
|--|---------------------------|
|--|---------------------------|

| Test Condition                                 | R1       | CL                                      | Timing Ref.               | VT              |
|--|----------|---|---------------------------|-----------------|
|  |          | LVTTL, LVCMOS 3.3 = 1.5 V               |                           |                 |
|  |          |   | LVCMOS 2.5 = $V_{CCIO}/2$ | —               |
| LVTTL and LVCMOS settings (L -> H, H -> L)     | $\infty$ | 0pF                                     | LVCMOS 1.8 = $V_{CCIO}/2$ | _               |
|  |          |   | LVCMOS 1.5 = $V_{CCIO}/2$ |                 |
|  |          | _                                       |                           |                 |
| LVTTL and LVCMOS 3.3 (Z -> H)                  |          |   | 1.5                       | V <sub>OL</sub> |
| LVTTL and LVCMOS 3.3 (Z -> L)                  |          |   | 1.5                       | V <sub>OH</sub> |
| Other LVCMOS (Z -> H)<br>Other LVCMOS (Z -> L) | 188      | 0nE                                     | V <sub>CCIO</sub> /2      | V <sub>OL</sub> |
|  | 100      | 188 OpF $\frac{V_{CCIO}/2}{V_{CCIO}/2}$ |                           | V <sub>OH</sub> |
| LVTTL + LVCMOS (H -> Z)                        | 1        |   | V <sub>OH</sub> - 0.15    | V <sub>OL</sub> |
| LVTTL + LVCMOS (L -> Z)                        |          |   | V <sub>OL</sub> - 0.15    | V <sub>OH</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.



## MachXO3 Family Data Sheet Pinout Information

February 2017

Advance Data Sheet DS1047

## **Signal Descriptions**

| Signal Name                              | I/O       | Descriptions   |  |  |  |
|--|-----------|--|--|--|--|
| General Purpose                          |           |  |  |  |  |
|  |           | [Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).   |  |  |  |
|  |           | [Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.  |  |  |  |
|  |           | [A/B/C/D] indicates the PIO within the group to which the pad is connected.  |  |  |  |
| P[Edge] [Row/Column<br>Number]_[A/B/C/D] | I/O       | Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.   |  |  |  |
|  |           | During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased. |  |  |  |
| NC                                       | _         | No connect.  |  |  |  |
| GND                                      | _         | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.   |  |  |  |
| VCC                                      | _         | $V_{CC}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.  |  |  |  |
| VCCIOx                                   |           | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.  |  |  |  |
| PLL and Clock Function                   | ons (Us   | ed as user-programmable I/O pins when not used for PLL or clock pins)  |  |  |  |
| [LOC]_GPLL[T, C]_IN                      | _         | Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.  |  |  |  |
| [LOC]_GPLL[T, C]_FB                      | _         | Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.  |  |  |  |
| PCLK [n]_[2:0]                           | _         | Primary Clock pads. One to three clock pads per side.  |  |  |  |
| Test and Programming                     | g (Dual i | function pins used for test access port and during sysCONFIG™)   |  |  |  |
| TMS                                      | Ι         | Test Mode Select input pin, used to control the 1149.1 state machine.  |  |  |  |
| ТСК                                      | Ι         | Test Clock input pin, used to clock the 1149.1 state machine.  |  |  |  |
| TDI                                      | Ι         | Test Data input pin, used to load data into the device using an 1149.1 state machine.  |  |  |  |
| TDO                                      | 0         | Output pin – Test Data output pin used to shift data out of the device using 1149.1.   |  |  |  |
|  |           | Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:  |  |  |  |
| JTAGENB                                  | Ι         | If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.   |  |  |  |
|  |           | If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.   |  |  |  |
|  |           | For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.  |  |  |  |

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



|  | MachXO3L/LF-2100 |           |           |           |          |          |
|--|------------------|-----------|-----------|-----------|----------|----------|
|  | WLCSP49          | CSFBGA121 | CSFBGA256 | CSFBGA324 | CABGA256 | CABGA324 |
| General Purpose IO per Bank                            | 1                |           |           |           |          |          |
| Bank 0   | 19               | 24        | 50        | 71        | 50       | 71       |
| Bank 1   | 0                | 26        | 52        | 62        | 52       | 68       |
| Bank 2   | 13               | 26        | 52        | 72        | 52       | 72       |
| Bank 3   | 0                | 7         | 16        | 22        | 16       | 24       |
| Bank 4   | 0                | 7         | 16        | 14        | 16       | 16       |
| Bank 5   | 6                | 10        | 20        | 27        | 20       | 28       |
| Total General Purpose Single Ended IO                  | 38               | 100       | 206       | 268       | 206      | 279      |
| Differential IO per Bank                               | 1                |           |           |           |          |          |
| Bank 0   | 10               | 12        | 25        | 36        | 25       | 36       |
| Bank 1   | 0                | 13        | 26        | 30        | 26       | 34       |
| Bank 2   | 6                | 13        | 26        | 36        | 26       | 36       |
| Bank 3   | 0                | 3         | 8         | 10        | 8        | 12       |
| Bank 4   | 0                | 3         | 8         | 6         | 8        | 8        |
| Bank 5   | 3                | 5         | 10        | 13        | 10       | 14       |
| Total General Purpose Differential IO                  | 19               | 49        | 103       | 131       | 103      | 140      |
| Dual Function IO                                       | 25               | 33        | 33        | 37        | 33       | 37       |
| Number 7:1 or 8:1 Gearboxes                            | •                |           |           | •         | •        | •        |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 5                | 7         | 14        | 18        | 14       | 18       |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 6                | 13        | 14        | 18        | 14       | 18       |
| High-speed Differential Outputs                        | •                |           |           | •         | •        | •        |
| Bank 0   | 5                | 7         | 14        | 18        | 14       | 18       |
| VCCIO Pins   | 1                |           |           |           |          |          |
| Bank 0   | 2                | 1         | 4         | 4         | 4        | 4        |
| Bank 1   | 0                | 1         | 3         | 4         | 4        | 4        |
| Bank 2   | 1                | 1         | 4         | 4         | 4        | 4        |
| Bank 3   | 0                | 1         | 2         | 2         | 1        | 2        |
| Bank 4   | 0                | 1         | 2         | 2         | 2        | 2        |
| Bank 5   | 1                | 1         | 2         | 2         | 1        | 2        |
| vcc  | 2                | 4         | 8         | 8         | 8        | 10       |
| GND  | 4                | 10        | 24        | 16        | 24       | 16       |
| NC   | 0                | 0         | 0         | 13        | 1        | 0        |
| Reserved for Configuration                             | 1                | 1         | 1         | 1         | 1        | 1        |
| Total Count of Bonded Pins                             | 49               | 121       | 256       | 324       | 256      | 324      |



|  |         |           | Ма        | chXO3L/LF | -4300    |          |          |
|--|---------|-----------|-----------|-----------|----------|----------|----------|
|  | WLCSP81 | CSFBGA121 | CSFBGA256 | CSFBGA324 | CABGA256 | CABGA324 | CABGA400 |
| General Purpose IO per Bank                            |         |           |           |           |          |          |          |
| Bank 0   | 29      | 24        | 50        | 71        | 50       | 71       | 83       |
| Bank 1   | 0       | 26        | 52        | 62        | 52       | 68       | 84       |
| Bank 2   | 20      | 26        | 52        | 72        | 52       | 72       | 84       |
| Bank 3   | 7       | 7         | 16        | 22        | 16       | 24       | 28       |
| Bank 4   | 0       | 7         | 16        | 14        | 16       | 16       | 24       |
| Bank 5   | 7       | 10        | 20        | 27        | 20       | 28       | 32       |
| Total General Purpose<br>Single Ended IO               | 63      | 100       | 206       | 268       | 206      | 279      | 335      |
| Differential IO per Bank                               | •       | •         |           |           |          | •        |          |
| Bank 0   | 15      | 12        | 25        | 36        | 25       | 36       | 42       |
| Bank 1   | 0       | 13        | 26        | 30        | 26       | 34       | 42       |
| Bank 2   | 10      | 13        | 26        | 36        | 26       | 36       | 42       |
| Bank 3   | 3       | 3         | 8         | 10        | 8        | 12       | 14       |
| Bank 4   | 0       | 3         | 8         | 6         | 8        | 8        | 12       |
| Bank 5   | 3       | 5         | 10        | 13        | 10       | 14       | 16       |
| Total General Purpose<br>Differential IO               | 31      | 49        | 103       | 131       | 103      | 140      | 168      |
| Dual Function IO                                       | 25      | 37        | 37        | 37        | 37       | 37       | 37       |
| Number 7:1 or 8:1 Gearboxes                            | •       | •         |           |           |          | •        |          |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 10      | 7         | 18        | 18        | 18       | 18       | 21       |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 10      | 13        | 18        | 18        | 18       | 18       | 21       |
| High-speed Differential Outputs                        |         |           |           |           |          |          |          |
| Bank 0   | 10      | 7         | 18        | 18        | 18       | 18       | 21       |
| VCCIO Pins   |         |           |           |           |          |          |          |
| Bank 0   | 3       | 1         | 4         | 4         | 4        | 4        | 5        |
| Bank 1   | 0       | 1         | 3         | 4         | 4        | 4        | 5        |
| Bank 2   | 2       | 1         | 4         | 4         | 4        | 4        | 5        |
| Bank 3   | 1       | 1         | 2         | 2         | 1        | 2        | 2        |
| Bank 4   | 0       | 1         | 2         | 2         | 2        | 2        | 2        |
| Bank 5   | 1       | 1         | 2         | 2         | 1        | 2        | 2        |
| VCC  | 4       | 4         | 8         | 8         | 8        | 10       | 10       |
| GND  | 6       | 10        | 24        | 16        | 24       | 16       | 33       |
| NC   | 0       | 0         | 0         | 13        | 1        | 0        | 0        |
| Reserved for Configuration                             | 1       | 1         | 1         | 1         | 1        | 1        | 1        |
| Total Count of Bonded Pins                             | 81      | 121       | 256       | 324       | 256      | 324      | 400      |



# MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|----------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-640E-5MG121C | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-6MG121C | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-5MG121I | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-640E-6MG121I | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-1300E-5UWG36CTR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36ITR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5MG121C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-6MG121C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-5MG1211     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-6MG121I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-5MG256C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-6MG256C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-5MG256I     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300E-6MG256I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300C-5BG256C     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-6BG256C     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-5BG256I     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-1300C-6BG256I     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-2100E-5UWG49CTR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49ITR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5MG121C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-6MG121C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-5MG121I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-6MG121I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-5MG256C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-6MG256C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-5MG256I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-6MG256I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-5MG324C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-6MG324C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-5MG324I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |



| Part Number                | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|----------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3LF-2100E-6MG324I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3LF-2100C-5BG256C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-2100C-6BG256C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-2100C-5BG256I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-2100C-6BG256I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-2100C-5BG324C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-2100C-6BG324C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-2100C-5BG324I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3LF-2100C-6BG324I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
|                            |      |                |       |                     |       |       |
| Part Number                | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
| LCMXO3LF-4300E-5UWG81CTR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3LF-4300E-5UWG81CTR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3LF-4300E-5UWG81CTR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3LF-4300E-5UWG81ITR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3LF-4300E-5UWG81ITR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3LF-4300E-5UWG81ITR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3LF-4300E-5MG121C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3LF-4300E-6MG121C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3LF-4300E-5MG121I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3LF-4300E-6MG121I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3LF-4300E-5MG256C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-4300E-6MG256C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-4300E-5MG256I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-4300E-6MG256I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-4300E-5MG324C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3LF-4300E-6MG324C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3LF-4300E-5MG324I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3LF-4300E-6MG324I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3LF-4300C-5BG256C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-4300C-6BG256C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-4300C-5BG256I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-4300C-6BG256I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-4300C-5BG324C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-4300C-6BG324C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-4300C-5BG324I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3LF-4300C-6BG324I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3LF-4300C-5BG400C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-4300C-6BG400C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-4300C-5BG400I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3LF-4300C-6BG400I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | IND   |



| Date       | Version                             | Section  | Change Summary  |
|------------|-------------------------------------|--|---|
| April 2016 | 1.6                                 | Introduction   | Updated Features section.<br>— Revised logic density range and IO to LUT ratio under Flexible Archi-<br>tecture.<br>— Revised 0.8 mm pitch information under Advanced Packaging.<br>— Added MachXO3L-9400/MachXO3LF-9400 information to Table 1-1,<br>MachXO3L/LF Family Selection Guide. |
|            |                                     |  | Updated Introduction section.<br>— Changed density from 6900 to 9400 LUTs.<br>— Changed caBGA packaging to 19 x 19 mm.  |
|            |                                     | Architecture   | Updated Architecture Overview section.<br>— Changed statement to "All logic density devices in this family"<br>— Updated Figure 2-2 heading and notes.  |
|            |                                     |  | Updated sysCLOCK Phase Locked Loops (PLLs) section.<br>— Changed statement to "All MachXO3L/LF devices have one or more<br>sysCLOCK PLL."   |
|            | DC and Switching<br>Characteristics | Updated Programmable I/O Cells (PIC) section.<br>— Changed statement to "All PIO pairs can implement differential receiv-<br>ers."   |   |
|            |                                     |  | Updated sysIO Buffer Banks section. Updated Figure 2-5 heading.   |
|            |                                     | Updated Device Configuration section. Added Password and Soft Error Correction.  |   |
|            |                                     | Updated Static Supply Current – C/E Devices section. Added LCMXO3L/<br>LF-9400C and LCMXO3L/LF-9400E devices.  |   |
|            |                                     | Updated Programming and Erase Supply Current – C/E Devices section.<br>— Added LCMXO3L/LF-9400C and LCMXO3L/LF-9400E devices.<br>— Changed LCMXO3L/LF-640E and LCMXO3L/LF-1300E Typ. values.   |   |
|            |                                     |  | Updated MachXO3L/LF External Switching Characteristics – C/E<br>Devices section. Added MachXO3L/LF-9400 devices.  |
|            |                                     |  | Updated NVCM/Flash Download Time section. Added LCMXO3L/LF-<br>9400C device.  |
|            |                                     | Updated sysCONFIG Port Timing Specifications section.<br>— Added LCMXO3L/LF-9400C device.<br>— Changed t <sub>INITL</sub> units to from ns to us.<br>— Changed t <sub>DPPINIT</sub> and t <sub>DPPDONE</sub> Max. values are per PCN#03A-16. |   |
|            |                                     | Pinout Information   | Updated Pin Information Summary section. Added LCMXO3L/LF-9400C device.   |
|            |                                     | Ordering Information   | Updated MachXO3 Part Number Description section.<br>— Added 9400 = 9400 LUTs.<br>— Added BG484 package.   |
|            |                                     |  | Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.  |
|            |                                     |  | Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.   |



| Date           | Version | Section                               | Change Summary  |
|----------------|---------|---------------------------------------|---|
| September 2015 | 1.5     | DC and Switching<br>Characteristics   | Updated the MIPI D-PHY Emulation section. Revised Table 3-5, MIPI D-<br>PHY Output DC Conditions.<br>— Revised RL Typ. value.<br>— Revised RH description and values. |
|                |         |                                       | Updated the Maximum sysIO Buffer Performance section. Revised MIPI Max. Speed value.  |
|                |         |                                       | Updated the MachXO3L/LF External Switching Characteristics – C/E Devices section. Added footnotes 14 and 15.  |
| August 2015    | 1.4     | Architecture                          | Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.   |
|                |         | Ordering Information                  | Updated the top side markings section to indicate the use of LMXO3LF for the LCMXO3LF device.   |
| March 2015     | 1.3     | All                                   | General update. Added MachXO3LF devices.  |
| October 2014   | 1.2     | Introduction                          | Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L-<br>2100 and XO3L-4300 IO for 324-ball csfBGA package.   |
|                |         | Architecture                          | Updated the Dual Boot section. Corrected information on where the pri-<br>mary bitstream and the golden image must reside.  |
|                |         | Pinout Information                    | Updated the Pin Information Summary section.  |
|                |         |                                       | Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.  |
|                |         |                                       | Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.   |
|                |         |                                       | Removed DQS Groups (Bank 1) section.  |
|                |         |                                       | Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L-<br>2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.  |
|                |         |                                       | Changed GND values for MachXO3L-1300, MachXO3L-2100,<br>MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.   |
|                |         |                                       | Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSF-<br>BGA 324 package.  |
|                |         | DC and Switching<br>Characteristics   | Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.  |
|                |         |                                       | Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.   |
|                |         |                                       | Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.  |
| July 2014      | 1.1     | DC and Switching<br>Characteristics   | Updated the Static Supply Current – C/E Devices section. Added devices.   |
|                |         |                                       | Updated the Programming and Erase Supply Current – C/E Device section. Added devices.   |
|                |         |                                       | Updated the sysIO Single-Ended DC Electrical Characteristics section.<br>Revised footnote 4.  |
|                |         | Added the NVCM Download Time section. |   |
|                |         |                                       | Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.   |
|                |         | Pinout Information                    | Updated the Pin Information Summary section.  |
|                |         | Ordering Information                  | Updated the MachXO3L Part Number Description section. Added pack-<br>ages.  |
|                |         |                                       | Updated the Ordering Information section. General update.   |





| Date          | Version | Section                             | Change Summary  |
|---------------|---------|-------------------------------------|---|
| June 2014     | 1.0     | —                                   | Product name/trademark adjustment.  |
|               |         | Introduction                        | Updated Features section.   |
|               |         |                                     | Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.                     |
|               |         |                                     | Introduction section general update.  |
|               |         | Architecture                        | General update.   |
|               |         | DC and Switching<br>Characteristics | Updated sysIO Recommended Operating Conditions section. Removed V <sub>REF</sub> (V) column. Added standards.                             |
|               |         |                                     | Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.  |
|               |         |                                     | Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.                              |
|               |         |                                     | Updated Table 3-5, MIPI D-PHY Output DC Conditions.   |
|               |         |                                     | Updated Maximum sysIO Buffer Performance section.   |
|               |         |                                     | Updated MachXO3L External Switching Characteristics – C/E Device section.   |
| May 2014      | 00.3    | Introduction                        | Updated Features section.   |
|               |         |                                     | Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.   |
|               |         |                                     | General update of Introduction section.   |
|               |         | Architecture                        | General update.   |
|               |         | Pinout Information                  | Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.          |
|               |         | Ordering Information                | Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices. |
|               |         |                                     | Updated Ultra Low Power Commercial and Industrial Grade Devices,<br>Halogen Free (RoHS) Packaging section. Added part numbers.            |
| February 2014 | 00.2    | DC and Switching<br>Characteristics | Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.                               |
|               | 00.1    |                                     | Initial release.  |