## E · Cartice Semiconductor Corporation - <u>LCMXO3L-2100E-5UWG49CTR Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	264
Number of Logic Elements/Cells	2112
Total RAM Bits	75776
Number of I/O	38
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	49-UFBGA, WLCSP
Supplier Device Package	49-WLCSP (3.11x3.19)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-2100e-5uwg49ctr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
   WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out <sup>1</sup>

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



#### Table 2-4. PLL Signal Descriptions (Continued)

Port Name	I/O	Description	
CLKOP	0	Primary PLL output clock (with phase shift adjustment)	
CLKOS	0	Secondary PLL output clock (with phase shift adjust)	
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)	
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)	
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed- back signals.	
DPHSRC	0	Dynamic Phase source – ports or WISHBONE is active	
STDBY	I	Standby signal to power down the PLL	
RST	I	PLL reset without resetting the M-divider. Active high reset.	
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.	
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.	
RESETD	I	Reset for CLKOS3 output divider only. Active high reset.	
ENCLKOP	I	Enable PLL output CLKOP	
ENCLKOS	I	Enable PLL output CLKOS when port is active	
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active	
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active	
PLLCLK	I	PLL data bus clock input signal	
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.	
PLLSTB	I	PLL data bus strobe signal	
PLLWE	I	PLL data bus write enable signal	
PLLADDR [4:0]	I	PLL data bus address	
PLLDATI [7:0]	ļ	LL data bus data input	
PLLDATO [7:0]	0	PLL data bus data output	
PLLACK	0	PLL data bus acknowledge signal	

### sysMEM Embedded Block RAM Memory

The MachXO3L/LF devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



#### Figure 2-8. sysMEM Memory Primitives





### PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table	2-8.	ΡΙΟ	Signal	List
			e.ga.	

Pin Name	I/О Туре	Description	
CE	Input	Clock Enable	
D	Input	Pin input from sysIO buffer.	
INDD	Output	Register bypassed input.	
INCK	Output	Clock input	
Q0	Output	DDR positive edge input	
Q1	Output	Registered input/DDR negative edge input	
D0	Input	Output signal from the core (SDR and DDR)	
D1	Input	Output signal from the core (DDR)	
TD	Input	Tri-state signal from the core	
Q	Output	Data output signals to sysIO Buffer	
TQ	Output	Tri-state output signals to sysIO Buffer	
SCLK	Input	System clock for input and output/tri-state blocks.	
RST	Input	Local set reset signal	

### Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



#### Table 2-12. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typ.)
Single-Ended Interfaces	
LVTTL	3.3
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
LVCMOS15	1.5
LVCMOS12	1.2
LVCMOS33, Open Drain	—
LVCMOS25, Open Drain	—
LVCMOS18, Open Drain	—
LVCMOS15, Open Drain	—
LVCMOS12, Open Drain	—
PCI33	3.3
Differential Interfaces	
LVDS <sup>1</sup>	2.5, 3.3
BLVDS, MLVDS, RSDS <sup>1</sup>	2.5
LVPECL <sup>1</sup>	3.3
MIPI <sup>1</sup>	2.5
LVTTLD	3.3
LVCMOS33D	3.3
LVCMOS25D	2.5
LVCMOS18D	1.8

1. These interfaces can be emulated with external resistors in all devices.

### sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L/LF-1300 in the 256 Ball packages and the MachXO3L/LF-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L/LF-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.



### **Embedded Hardened IP Functions**

All MachXO3L/LF devices provide embedded hardened functions such as SPI, I<sup>2</sup>C and Timer/Counter. MachXO3LF devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-17.

#### Figure 2-17. Embedded Function Block Interface



### Hardened I<sup>2</sup>C IP Core

Every MachXO3L/LF device contains two  $I^2C$  IP cores. These are the primary and secondary  $I^2C$  IP cores. Either of the two cores can be configured either as an  $I^2C$  master or as an  $I^2C$  slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the  $I^2C$  bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an  $I^2C$  Master. The  $I^2C$  cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



## MachXO3 Family Data Sheet DC and Switching Characteristics

#### February 2017

#### Advance Data Sheet DS1047

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

	MachXO3L/LF E (1.2 V)	MachXO3L/LF C (2.5 V/3.3 V)
Supply Voltage V <sub>CC</sub>	–0.5 V to 1.32 V	0.5 V to 3.75 V
Output Supply Voltage V <sub>CCIO</sub>	–0.5 V to 3.75 V	–0.5 V to 3.75 V
I/O Tri-state Voltage Applied <sup>4, 5</sup>	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Dedicated Input Voltage Applied <sup>4</sup>	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Storage Temperature (Ambient)	–55 °C to 125 °C	–55 °C to 125 °C
Junction Temperature (T <sub>J</sub> )	–40 °C to 125 °C	–40 °C to 125 °C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20 ns.

5. The dual function  $I^2C$  pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

### **Recommended Operating Conditions**<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
<b>V</b> = 1	Core Supply Voltage for 1.2 V Devices	1.14	1.26	V
V <sub>CC</sub> <sup>1</sup>	Core Supply Voltage for 2.5 V/3.3 V Devices	2.375	3.465	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	1.14	3.465	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation	0	85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation	-40	100	°C

1. Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V<sub>CCIO</sub> pins of unused I/O banks should be connected to the V<sub>CC</sub> power supply on boards.

### **Power Supply Ramp Rates**<sup>1</sup>

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.01		100	V/ms

1. Assumes monotonic ramp rates.

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### Power-On-Reset Voltage Levels<sup>1, 2, 3, 4, 5</sup>

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>PORUP</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring $V_{CCINT}$ and $V_{CCIO0})$	0.9	_	1.06	V
V <sub>PORUPEXT</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring external $V_{CC}$ power supply)	1.5	_	2.1	V
V <sub>PORDNBG</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\mbox{CCINT}})$	0.75	_	0.93	V
V <sub>PORDNBGEXT</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CC})$	0.98	_	1.33	V
V <sub>PORDNSRAM</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CCINT}$ )	_	0.6	_	V
VPORDNSRAMEXT	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CC}$ )	_	0.96	_	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V<sub>CCINT</sub> is the same as the V<sub>CC</sub> supply voltage. For devices with voltage regulators, V<sub>CCINT</sub> is regulated from the V<sub>CC</sub> supply voltage.

3. Note that V<sub>PORUP</sub> (min.) and V<sub>PORDNBG</sub> (max.) are in different process corners. For any given process corner V<sub>PORDNBG</sub> (max.) is always 12.0 mV below V<sub>PORUP</sub> (min.).

4. V<sub>PORUPEXT</sub> is for C devices only. In these devices a separate POR circuit monitors the external V<sub>CC</sub> power supply.

5. V<sub>CCIO0</sub> does not have a Power-On-Reset ramp down trip point. V<sub>CCIO0</sub> must remain within the Recommended Operating Conditions to ensure proper operation.

### Hot Socketing Specifications<sup>1, 2, 3</sup>

Symbol	Parameter	Condition	Max.	Units
I <sub>DK</sub>	Input or I/O leakage Current	$0 < V_{IN} < V_{IH}$ (MAX)	+/-1000	μΑ

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCIO}$ .

2.  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCIO} < V_{CCIO}$  (MAX).

3. I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub> or I<sub>BH</sub>.

### **ESD** Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



## Static Supply Current – C/E Devices<sup>1, 2, 3, 6</sup>

Symbol	Parameter	Device	Typ.⁴	Units
I <sub>CC</sub>	Core Power Supply	LCMXO3L/LF-1300C 256 Ball Package	4.8	mA
		LCMXO3L/LF-2100C	4.8	mA
		LCMXO3L/LF-2100C 324 Ball Package	8.45	mA
		LCMXO3L/LF-4300C	8.45	mA
		LCMXO3L/LF-4300C 400 Ball Package	12.87	mA
		LCMXO3L/LF-6900C7	12.87	mA
		LCMXO3L/LF-9400C7	17.86	mA
		LCMXO3L/LF-640E	1.00	mA
		LCMXO3L/LF-1300E	1.00	mA
		LCMXO3L/LF-1300E 256 Ball Package	1.39	mA
		LCMXO3L/LF-2100E	1.39	mA
		LCMXO3L/LF-2100E 324 Ball Package	2.55	mA
		LCMXO3L/LF-4300E	2.55	mA
		LCMXO3L/LF-6900E	4.06	mA
		LCMXO3L/LF-9400E	5.66	mA
ICCIO	Bank Power Supply <sup>5</sup> VCCIO = 2.5 V	All devices	0	mA

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off.

3. Frequency = 0 MHz.

4.  $T_J = 25$  °C, power supplies at nominal voltage.

5. Does not include pull-up/pull-down.

6. To determine the MachXO3L/LF peak start-up current data, use the Power Calculator tool.

7. Determination of safe ambient operating conditions requires use of the Diamond Power Calculator tool.



### sysIO Single-Ended DC Electrical Characteristics<sup>1, 2</sup>

Input/Output	V	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OH</sub> Min.	I <sub>OL</sub> Max. <sup>4</sup>	I <sub>OH</sub> Max.⁴
Standard	Min. (V) <sup>3</sup>	Max. (V)	Min. (V)	Max. (V)	V <sub>OL</sub> Max. (V)	(V)	(mA)	(mA)
							4	-4
					0.4	V <sub>CCIO</sub> - 0.4	8	-8
LVCMOS 3.3 LVTTL	-0.3	0.8	2.0	3.6	0.4	VCCIO - 0.4	12	-12
							16	-16
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
							4	-4
					0.4	V 0.4	8	-8
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V <sub>CCIO</sub> - 0.4	12	-12
							16	-16
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
							4	-4
	0.0	0.051/		0.0	0.4	4 V <sub>CCIO</sub> - 0.4	8	-8
LVCMOS 1.8	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6			12	-12
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
					0.4	V <sub>CCIO</sub> - 0.4	4	-4
LVCMOS 1.5	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6			8	-8
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
					0.4	V <sub>CCIO</sub> - 0.4	4	-2
LVCMOS 1.2	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6	0.4		8	-6
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS25R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA
LVCMOS18R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA
LVCMOS18R25	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA
LVCMOS15R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA
LVCMOS15R25	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA
LVCMOS12R33	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	24, 16, 12, 8, 4	NA Open Drain
LVCMOS12R25	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	16, 12, 8, 4	NA Open Drain
LVCMOS10R33	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	24, 16, 12, 8, 4	NA Open Drain
LVCMOS10R25	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	16, 12, 8, 4	NA Open Drain

 MachXO3L/LF devices allow LVCMOS inputs to be placed in I/O banks where V<sub>CCIO</sub> is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO3L/LF devices do not meet the relevant JEDEC specification are documented in the table below.

2. MachXO3L/LF devices allow for LVCMOS referenced I/Os which follow applicable JEDEC specifications. For more details about mixed mode operation please refer to please refer to TN1280, MachXO3 sysIO Usage Guide.

3. The dual function I<sup>2</sup>C pins SCL and SDA are limited to a  $V_{IL}$  min of -0.25 V or to -0.3 V with a duration of <10 ns.

4. For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive VCCIO or GND pad connections, or between the last VCCIO or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n \* 8 mA. "n" is the number of I/O pads between the two consecutive bank VCCIO or GND connections or between the last VCCIO and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.



#### Table 3-5. MIPI D-PHY Output DC Conditions<sup>1</sup>

	Description	Min.	Тур.	Max.	Units
Transmitter					
External Termi	nation				
RL	1% external resistor with VCCIO = 2.5 V	_	50	_	Ohms
	1% external resistor with VCCIO = 3.3 V	_	50	_	
RH	1% external resistor with performance up to 800 Mbps or with performance up 900 Mbps when VCCIO = 2.5 V		330	_	Ohms
	1% external resistor with performance between 800 Mbps to 900 Mbps when VCCIO = 3.3 V	—	464	_	Ohms
High Speed	· · · ·				•
VCCIO	VCCIO of the Bank with LVDS Emulated output buffer	_	2.5	_	V
	VCCIO of the Bank with LVDS Emulated output buffer	—	3.3	—	V
VCMTX	HS transmit static common mode voltage	150	200	250	mV
VOD	HS transmit differential voltage	140	200	270	mV
VOHHS	HS output high voltage	_	—	360	V
ZOS	Single ended output impedance		50	—	Ohms
ΔZOS	Single ended output impedance mismatch		—	10	%
Low Power			•		1
VCCIO	VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer	—	1.2	_	V
VOH	Output high level	1.1	1.2	1.3	V
VOL	Output low level	-50	0	50	mV
ZOLP	Output impedance of LP transmitter	110	—	—	Ohms

1. Over Recommended Operating Conditions



			-	-6	-5		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Generic DDF	RX1 Inputs with Clock and Data Aligned at	Pin Using PCLK Pin for Cl	ock Inpu	it —			
GDDRX1_RX	K.SCLK.Aligned <sup>8, 9</sup>	-	-				
t <sub>DVA</sub>	Input Data Valid After CLK			0.317	—	0.344	UI
t <sub>DVE</sub>	Input Data Hold After CLK	All MachXO3L/LF devices,	0.742	—	0.702		UI
f <sub>DATA</sub>	DDRX1 Input Data Speed	all sides	—	300	—	250	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		—	150	—	125	MHz
Generic DD GDDRX1_R	RX1 Inputs with Clock and Data Centered X.SCLK.Centered <sup>8, 9</sup>	d at Pin Using PCLK Pin fo	or Clock	Input –			
t <sub>SU</sub>	Input Data Setup Before CLK		0.566	—	0.560		ns
t <sub>HO</sub>	Input Data Hold After CLK	All MachXO3L/LF	0.778	—	0.879	—	ns
f <sub>DATA</sub>	DDRX1 Input Data Speed	devices, all sides		300	—		Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency			150	—	125	MHz
	RX2 Inputs with Clock and Data Aligned a K.ECLK.Aligned <sup>8,9</sup>	t Pin Using PCLK Pin for C	Clock Inp	out –	1	ı	
t <sub>DVA</sub>	Input Data Valid After CLK		—	0.316	—	0.342	UI
t <sub>DVE</sub>	Input Data Hold After CLK	_	0.710		0.675		UI
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO3L/LF devices,		664		554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	_bottom side only		332	_	277	MHz
f <sub>SCLK</sub>	SCLK Frequency	_		166		139	MHz
	RX2 Inputs with Clock and Data Centered	at Pin Using PCLK Pin for	Clock II	nput –			l
	K.ECLK.Centered <sup>8,9</sup>	Ū		•			
t <sub>SU</sub>	Input Data Setup Before CLK		0.233	—	0.219		ns
t <sub>HO</sub>	Input Data Hold After CLK		0.287	—	0.287		ns
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO3L/LF devices,		664	—	554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	,		332	—	277	MHz
f <sub>SCLK</sub>	SCLK Frequency			166	—	139	MHz
Generic DDF	R4 Inputs with Clock and Data Aligned at F	in Using PCLK Pin for Cloo	k Input	– GDDR	X4_RX.	ECLK.A	ligned <sup>8</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK			0.307	—	0.320	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.782		0.699		UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO3L/LF devices, bottom side only	—	800	—	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency			400	—	315	MHz
f <sub>SCLK</sub>	SCLK Frequency			100	—	79	MHz
Generic DDF	4 Inputs with Clock and Data Centered at I	Pin Using PCLK Pin for Cloo	k Input	- GDDR	X4_RX.E	CLK.Ce	ntered <sup>8</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.233		0.219		ns
t <sub>HO</sub>	Input Data Hold After ECLK		0.287		0.287		ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO3L/LF devices, bottom side only		800	—	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency			400	—	315	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	—	79	MHz
7:1 LVDS Inp	outs (GDDR71_RX.ECLK.7:1) <sup>9</sup>		1	1	1	1	L
t <sub>DVA</sub>	Input Data Valid After ECLK		_	0.290		0.320	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.739		0.699		UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO3L/LF devices,	—	756	—	630	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	bottom side only	<u> </u>	378	<b> </b>	315	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (mini- mum limited by PLL)		_	108	_	90	MHz



### Figure 3-6. Receiver GDDR71\_RX. Waveforms



Figure 3-7. Transmitter GDDR71\_TX. Waveforms





## MachXO3 Family Data Sheet Pinout Information

February 2017

Advance Data Sheet DS1047

### **Signal Descriptions**

Signal Name	I/O	Descriptions					
General Purpose							
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).					
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.					
		[A/B/C/D] indicates the PIO within the group to which the pad is connected.					
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.					
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.					
NC	_	No connect.					
GND	_	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.					
VCC	_	$V_{CC}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.					
VCCIOx		VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.					
PLL and Clock Function	ons (Us	ed as user-programmable I/O pins when not used for PLL or clock pins)					
[LOC]_GPLL[T, C]_IN	_	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.					
[LOC]_GPLL[T, C]_FB	_	Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.					
PCLK [n]_[2:0]	_	Primary Clock pads. One to three clock pads per side.					
Test and Programming	g (Dual t	function pins used for test access port and during sysCONFIG™)					
TMS	Ι	Test Mode Select input pin, used to control the 1149.1 state machine.					
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.					
TDI	Ι	Test Data input pin, used to load data into the device using an 1149.1 state machine.					
TDO	0	Output pin – Test Data output pin used to shift data out of the device using 1149.1.					
		Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:					
JTAGENB	Ι	If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.					
		If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.					
		For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.					

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



	MachXO3L/LF-2100							
	WLCSP49	CSFBGA121	CSFBGA256	CSFBGA324	CABGA256	CABGA324		
General Purpose IO per Bank	1							
Bank 0	19	24	50	71	50	71		
Bank 1	0	26	52	62	52	68		
Bank 2	13	26	52	72	52	72		
Bank 3	0	7	16	22	16	24		
Bank 4	0	7	16	14	16	16		
Bank 5	6	10	20	27	20	28		
Total General Purpose Single Ended IO	38	100	206	268	206	279		
Differential IO per Bank	1							
Bank 0	10	12	25	36	25	36		
Bank 1	0	13	26	30	26	34		
Bank 2	6	13	26	36	26	36		
Bank 3	0	3	8	10	8	12		
Bank 4	0	3	8	6	8	8		
Bank 5	3	5	10	13	10	14		
Total General Purpose Differential IO	19	49	103	131	103	140		
Dual Function IO	25	33	33	37	33	37		
Number 7:1 or 8:1 Gearboxes	•			•	•	•		
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	5	7	14	18	14	18		
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	6	13	14	18	14	18		
High-speed Differential Outputs	•			•	•	•		
Bank 0	5	7	14	18	14	18		
VCCIO Pins	1							
Bank 0	2	1	4	4	4	4		
Bank 1	0	1	3	4	4	4		
Bank 2	1	1	4	4	4	4		
Bank 3	0	1	2	2	1	2		
Bank 4	0	1	2	2	2	2		
Bank 5	1	1	2	2	1	2		
vcc	2	4	8	8	8	10		
GND	4	10	24	16	24	16		
NC	0	0	0	13	1	0		
Reserved for Configuration	1	1	1	1	1	1		
Total Count of Bonded Pins	49	121	256	324	256	324		



	MachXO3L/LF-9400C						
	CSFBGA256	CABGA256	CABGA400	CABGA484			
General Purpose IO per Bank		•		•			
Bank 0	50	50	83	95			
Bank 1	52	52	84	96			
Bank 2	52	52	84	96			
Bank 3	16	16	28	36			
Bank 4	16	16	24	24			
Bank 5	20	20	32	36			
Total General Purpose Single Ended IO	206	206	335	383			
Differential IO per Bank		•		•			
Bank 0	25	25	42	48			
Bank 1	26	26	42	48			
Bank 2	26	26	42	48			
Bank 3	8	8	14	18			
Bank 4	8	8	12	12			
Bank 5	10	10	16	18			
Total General Purpose Differential IO	103	103	168	192			
Dual Function IO	37	37	37	45			
Number 7:1 or 8:1 Gearboxes	•			•			
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	20	20	22	24			
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	20	20	22	24			
High-speed Differential Outputs	•			•			
Bank 0	20	20	21	24			
VCCIO Pins	•			•			
Bank 0	4	4	5	9			
Bank 1	3	4	5	9			
Bank 2	4	4	5	9			
Bank 3	2	1	2	3			
Bank 4	2	2	2	3			
Bank 5	2	1	2	3			
VCC	8	8	10	12			
GND	24	24	33	52			
NC	0	1	0	0			
Reserved for Configuration	1	1	1	1			
Total Count of Bonded Pins	256	256	400	484			



## MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

### MachXO3 Part Number Description



### **Ordering Information**

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-640E-5MG121C	640	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3LF-640E-6MG121C	640	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3LF-640E-5MG121I	640	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3LF-640E-6MG121I	640	1.2 V	6	Halogen-Free csfBGA	121	IND
	•				•	
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-1300E-5UWG36CTR	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3LF-1300E-5UWG36CTR50	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3LF-1300E-5UWG36CTR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3LF-1300E-5UWG36ITR	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3LF-1300E-5UWG36ITR50	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3LF-1300E-5UWG36ITR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3LF-1300E-5MG121C	1300	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3LF-1300E-6MG121C	1300	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3LF-1300E-5MG121I	1300	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3LF-1300E-6MG121I	1300	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3LF-1300E-5MG256C	1300	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-1300E-6MG256C	1300	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-1300E-5MG256I	1300	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-1300E-6MG256I	1300	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-1300C-5BG256C	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-1300C-6BG256C	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-1300C-5BG256I	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-1300C-6BG256I	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-2100E-5UWG49CTR	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3LF-2100E-5UWG49CTR50	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3LF-2100E-5UWG49CTR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3LF-2100E-5UWG49ITR	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3LF-2100E-5UWG49ITR50	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3LF-2100E-5UWG49ITR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3LF-2100E-5MG121C	2100	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3LF-2100E-6MG121C	2100	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3LF-2100E-5MG121I	2100	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3LF-2100E-6MG121I	2100	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3LF-2100E-5MG256C	2100	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-2100E-6MG256C	2100	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-2100E-5MG256I	2100	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-2100E-6MG256I	2100	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-2100E-5MG324C	2100	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3LF-2100E-6MG324C	2100	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3LF-2100E-5MG324I	2100	1.2 V	5	Halogen-Free csfBGA	324	IND



Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-6900E-5MG256C	6900	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-6900E-6MG256C	6900	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-6900E-5MG256I	6900	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-6900E-6MG256I	6900	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-6900E-5MG324C	6900	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3LF-6900E-6MG324C	6900	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3LF-6900E-5MG324I	6900	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3LF-6900E-6MG324I	6900	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3LF-6900C-5BG256C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-6900C-6BG256C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-6900C-5BG256I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-6900C-6BG256I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-6900C-5BG324C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3LF-6900C-6BG324C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3LF-6900C-5BG324I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3LF-6900C-6BG324I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3LF-6900C-5BG400C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3LF-6900C-6BG400C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3LF-6900C-5BG400I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3LF-6900C-6BG400I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-9400E-5MG256C	9400	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-9400E-6MG256C	9400	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-9400E-5MG256I	9400	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-9400E-6MG256I	9400	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-9400C-5BG256C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-9400C-6BG256C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-9400C-5BG256I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-9400C-6BG256I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-9400C-5BG400C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3LF-9400C-6BG400C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3LF-9400C-5BG400I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3LF-9400C-6BG400I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	IND
LCMXO3LF-9400C-5BG484C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	COM
LCMXO3LF-9400C-6BG484C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	COM
LCMXO3LF-9400C-5BG484I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	IND
LCMXO3LF-9400C-6BG484I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	IND



## MachXO3 Family Data Sheet Supplemental Information

#### January 2016

Advance Data Sheet DS1047

### For Further Information

A variety of technical notes for the MachXO3 family are available on the Lattice web site.

- TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide
- TN1281, Implementing High-Speed Interfaces with MachXO3 Devices
- TN1280, MachXO3 sysIO Usage Guide
- TN1279, MachXO3 Programming and Configuration Usage Guide
- TN1074, PCB Layout Recommendations for BGA Packages
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- AN8066, Boundary Scan Testability with Lattice sysIO Capability
- MachXO3 Device Pinout Files
- Thermal Management document
- Lattice design tools

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.