



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product StatusActiveNumber of LABs/CLBs264Number of Logic Elements/Cells2112Total RAM Bits75776Number of I/O100Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-CFEBGA (6Y6)	Details	
Number of LABs/CLBs264Number of Logic Elements/Cells2112Total RAM Bits75776Number of I/O100Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Product Status	Active
Number of Logic Elements/Cells2112Total RAM Bits75776Number of I/O100Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Number of LABs/CLBs	264
Total RAM Bits75776Number of I/O100Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Number of Logic Elements/Cells	2112
Number of I/O100Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Total RAM Bits	75776
Number of Gates-Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Number of I/O	100
Voltage - Supply1.14V ~ 1.26VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case121-VFBGA, CSPBGASupplier Device Package121-CSEBGA (6x6)	Number of Gates	-
Mounting Type Surface Mount Operating Temperature 0°C ~ 85°C (TJ) Package / Case 121-VFBGA, CSPBGA Supplier Device Package 121-CSEBGA (6x6)	Voltage - Supply	1.14V ~ 1.26V
Operating Temperature 0°C ~ 85°C (TJ) Package / Case 121-VFBGA, CSPBGA Supplier Device Package 121-CSEBGA (6x6)	Mounting Type	Surface Mount
Package / Case 121-VFBGA, CSPBGA Supplier Device Package 121-CSEBGA (6x6)	Operating Temperature	0°C ~ 85°C (TJ)
Supplier Device Package 121-CSEBGA (6x6)	Package / Case	121-VFBGA, CSPBGA
	Supplier Device Package	121-CSFBGA (6x6)
Purchase URL https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-2100e-6mg121c	Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-2100e-6mg121c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO3L/LF devices are available in two versions C and E with two speed grades: -5 and -6, with -6 being the fastest. C devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3 V or 2.5 V. E devices only accept 1.2 V as the external VCC supply voltage. With the exception of power supply voltage both C and E are functionally compatible with each other.

The MachXO3L/LF PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 x 2.5 mm WLCSP to the 19 x 19 mm caBGA. MachXO3L/LF devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The MachXO3L/LF devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO3L/LF devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO3L/LF devices also provide flexible, reliable and secure configuration from on-chip NVCM/Flash. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I²C port. Additionally, MachXO3L/LF devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO3L/LF family of devices. Popular logic synthesis tools provide synthesis library support for MachXO3L/LF. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO3L/LF device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE[™] modules, including a number of reference designs licensed free of charge, optimized for the MachXO3L/LF PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
 WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out ¹

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



 Table 2-5. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the NVCM or Configuration Flash.

MachXO3LF EBR initialization data can also be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs used in your design to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. MachXO3LF devices have been designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.



Figure 2-11. Group of Four Programmable I/O Cells





Table 2-12. Supported Output Standards

Output Standard	V _{CCIO} (Typ.)
Single-Ended Interfaces	
LVTTL	3.3
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
LVCMOS15	1.5
LVCMOS12	1.2
LVCMOS33, Open Drain	_
LVCMOS25, Open Drain	_
LVCMOS18, Open Drain	—
LVCMOS15, Open Drain	_
LVCMOS12, Open Drain	_
PCI33	3.3
Differential Interfaces	
LVDS ¹	2.5, 3.3
BLVDS, MLVDS, RSDS ¹	2.5
LVPECL ¹	3.3
MIPI ¹	2.5
LVTTLD	3.3
LVCMOS33D	3.3
LVCMOS25D	2.5
LVCMOS18D	1.8

1. These interfaces can be emulated with external resistors in all devices.

sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L/LF-1300 in the 256 Ball packages and the MachXO3L/LF-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L/LF-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.



Configuration and Testing

This section describes the configuration and testing features of the MachXO3L/LF family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO3L/LF devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

Device Configuration

All MachXO3L/LF devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I²C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO3L/LF device:

- 1. Internal NVCM/Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I²C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1279, MachXO3 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO3L/ LF devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip NVCM/Flash, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



Power-On-Reset Voltage Levels^{1, 2, 3, 4, 5}

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{PORUP}	Power-On-Reset ramp up trip point (band gap based circuit monitoring V_{CCINT} and $V_{CCIO0})$	0.9	—	1.06	V
V _{PORUPEXT}	Power-On-Reset ramp up trip point (band gap based circuit monitoring external V_{CC} power supply)	1.5	—	2.1	V
V _{PORDNBG}	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\mbox{CCINT}}$)	0.75	—	0.93	V
V _{PORDNBGEXT}	Power-On-Reset ramp down trip point (band gap based circuit monitoring V_{CC})	0.98	—	1.33	V
V _{PORDNSRAM}	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{\mbox{CCINT}}$)	_	0.6	_	V
V _{PORDNSRAMEXT}	Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CC})	_	0.96	—	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage.

3. Note that V_{PORUP} (min.) and V_{PORDNBG} (max.) are in different process corners. For any given process corner V_{PORDNBG} (max.) is always 12.0 mV below V_{PORUP} (min.).

4. V_{PORUPEXT} is for C devices only. In these devices a separate POR circuit monitors the external V_{CC} power supply.

5. V_{CCIO0} does not have a Power-On-Reset ramp down trip point. V_{CCIO0} must remain within the Recommended Operating Conditions to ensure proper operation.

Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Max.	Units
I _{DK}	Input or I/O leakage Current	$0 < V_{IN} < V_{IH}$ (MAX)	+/-1000	μΑ

1. Insensitive to sequence of V_{CC} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCIO} .

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCIO} < V_{CCIO}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}.

ESD Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



sysIO Recommended Operating Conditions

		V _{CCIO} (V)			V _{REF} (V)	
Standard	Min.	Тур.	Max.	Min.	Тур.	Max.
LVCMOS 3.3	3.135	3.3	3.465	—	—	—
LVCMOS 2.5	2.375	2.5	2.625	—	—	—
LVCMOS 1.8	1.71	1.8	1.89	—	—	—
LVCMOS 1.5	1.425	1.5	1.575	—	—	—
LVCMOS 1.2	1.14	1.2	1.26	—	—	—
LVTTL	3.135	3.3	3.465	—	—	—
LVDS25 ^{1, 2}	2.375	2.5	2.625	—	—	—
LVDS33 ^{1, 2}	3.135	3.3	3.465	—	—	—
LVPECL ¹	3.135	3.3	3.465	—	—	—
BLVDS ¹	2.375	2.5	2.625	—	—	—
MIPI ³	2.375	2.5	2.625	—	—	—
MIPI_LP ³	1.14	1.2	1.26	—	—	—
LVCMOS25R33	3.135	3.3	3.6	1.1	1.25	1.4
LVCMOS18R33	3.135	3.3	3.6	0.75	0.9	1.05
LVCMOS18R25	2.375	2.5	2.625	0.75	0.9	1.05
LVCMOS15R33	3.135	3.3	3.6	0.6	0.75	0.9
LVCMOS15R25	2.375	2.5	2.625	0.6	0.75	0.9
LVCMOS12R334	3.135	3.3	3.6	0.45	0.6	0.75
LVCMOS12R254	2.375	2.5	2.625	0.45	0.6	0.75
LVCMOS10R33 ⁴	3.135	3.3	3.6	0.35	0.5	0.65
LVCMOS10R25 ^₄	2.375	2.5	2.625	0.35	0.5	0.65

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. For the dedicated LVDS buffers.

3. Requires the addition of external resistors.

4. Supported only for inputs and BIDIs for -6 speed grade devices.



LVDS Emulation

MachXO3L/LF devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.





Note: All resistors are ±1%.

Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

Parameter	Description	Тур.	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	158	Ohms
R _P	Driver parallel resistor	140	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100.5	Ohms
I _{DC}	DC output current	6.03	mA



	Description	Min.	Тур.	Max.	Units
Low Power	· ·				
VCCIO	VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer		1.2		V
VIH	Logic 1 input voltage	—	—	0.88	V
VIL	Logic 0 input voltage, not in ULP State	0.55	—	—	V
VHYST	Input hysteresis	25	—	—	mV

1. Over Recommended Operating Conditions

Figure 3-5. MIPI D-PHY Output Using External Resistors





MachXO3L/LF External Switching Characteristics – C/E Devices^{1, 2, 3, 4, 5, 6, 10}

			_	6	_	5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Clocks							
Primary Clo	cks						-
f _{MAX_PRI} ⁷	Frequency for Primary Clock Tree	All MachXO3L/LF devices	_	388	_	323	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	All MachXO3L/LF devices	0.5		0.6		ns
		MachXO3L/LF-1300		867	_	897	ps
		MachXO3L/LF-2100		867		897	ps
t _{SKEW_PRI}	Primary Clock Skew Within a Device	MachXO3L/LF-4300	_	865	_	892	ps
		MachXO3L/LF-6900	_	902	_	942	ps
		MachXO3L/LF-9400	_	908	_	950	ps
Edge Clock							
f _{MAX_EDGE} ⁷	Frequency for Edge Clock	MachXO3L/LF		400	_	333	MHz
Pin-LUT-Pin	Propagation Delay						
t _{PD}	Best case propagation delay through one LUT-4	All MachXO3L/LF devices		6.72		6.96	ns
General I/O	Pin Parameters (Using Primary Clock with	out PLL)					
		MachXO3L/LF-1300	—	7.46	—	7.66	ns
		MachXO3L/LF-2100	_	7.46	_	7.66	ns
t _{CO}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	_	7.51		7.71	ns
		MachXO3L/LF-6900	_	7.54		7.75	ns
Parameter Imax_Clocks Primary Clock F fmAX_PRI7 F tw_PRI C tskew_PRI P tskew_PRI P fmAX_EDGE7 F Pin-LUT-Pin P tco P tco C tsu C tsu C tsu C tsu C tsu C the C		MachXO3L/LF-9400	_	7.53		7.83	ns
		MachXO3L/LF-1300	-0.20	_	-0.20		ns
		MachXO3L/LF-2100	-0.20	_	-0.20		ns
t _{SU}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.23	_	-0.23		ns
		MachXO3L/LF-6900	-0.23		-0.23		ns
		MachXO3L/LF-9400	-0.24		-0.24		ns
		MachXO3L/LF-1300	1.89		2.13		ns
		MachXO3L/LF-2100	1.89	_	2.13		ns
t _H	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.94	_	2.18		ns
		MachXO3L/LF-6900	1.98	_	2.23		ns
		MachXO3L/LF-9400	1.99	_	2.24	-5 Max. U 323 N 897 897 897 942 950 942 950 333 N 333 N 	ns
		MachXO3L/LF-1300	1.61	_	1.76		ns
		MachXO3L/LF-2100	1.61	_	1.76		ns
t _{SU DEL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	1.66	_	1.81		ns
	with Data input Delay	MachXO3L/LF-6900	1.53	_	1.67		ns
		MachXO3L/LF-9400	1.65	_	1.80		ns
		MachXO3L/LF-1300	-0.23	_	-0.23		ns
		MachXO3L/LF-2100	-0.23	—	-0.23	_	ns
^t H DEL	Clock to Data Hold - PIO Input Register with	MachXO3L/LF-4300	-0.25	_	-0.25	_	ns
	Input Data Delay	MachXO3L/LF-6900	-0.21	_	-0.21	_	ns
		MachXO3L/LF-9400	-0.24	_	-0.24	-5 Max. L Min. Max. L 323 M 0.6 1 897 1 897 1 897 1 897 1 942 1 950 1 950 1 7.66 1 7.66 1 7.71 1 7.83 1 0.20 1 0.20 1 0.20 1 0.23 1 0.23 1 13 1 .76 1 .80 1 .23 1 .23 1 .23	ns
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO3L/LF devices	—	388	—	323	MHz

Over Recommended Operating Conditions



DC and Switching Characteristics MachXO3 Family Data Sheet

			-	-6		5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Parameter		MachXO3L/LF-1300	2.87		3.18		ns
		MachXO3L/LF-2100	2.87		3.18	—	ns
t _{SU_DELPLL}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-4300	2.96		3.28		ns
	inin Bata inpat Bolay	MachXO3L/LF-6900	3.05		3.35	-5 Min. Max. 3.18 3.28 3.35 3.37 -0.83 -0.83 -0.87 -0.91	ns
		MachXO3L/LF-9400	3.06		3.37		ns
		MachXO3L/LF-1300	-0.83		-0.83		ns
		MachXO3L/LF-2100	-0.83		-0.83		ns
t _{H_DELPLL}	Clock to Data Hold - PIO Input Register with	MachXO3L/LF-4300	-0.87		-0.87		ns
		MachXO3L/LF-6900	-0.91		-0.91	—	ns
		MachXO3L/LF-9400	-0.93	—	-0.93	-5 Max. 3 3 5 7 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	ns



			-	6	-	-5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Generic DDF GDDRX1_RX	RX1 Inputs with Clock and Data Aligned at K.SCLK.Aligned ^{8,9}	Pin Using PCLK Pin for Clo	ock Inpu	t –		1	
t _{DVA}	Input Data Valid After CLK			0.317	—	0.344	UI
t _{DVE}	Input Data Hold After CLK	All MachXO3L/LF	0.742		0.702		UI
f _{DATA}	DDRX1 Input Data Speed	-devices, all sides		300	—	250	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency			150	—	125	MHz
Generic DD GDDRX1_R	RX1 Inputs with Clock and Data Centered X.SCLK.Centered ^{8, 9}	at Pin Using PCLK Pin fo	or Clock	Input –		1	1
t _{SU}	Input Data Setup Before CLK		0.566		0.560		ns
t _{HO}	Input Data Hold After CLK	All MachXO3L/LF	0.778		0.879		ns
f _{DATA}	DDRX1 Input Data Speed	-devices, all sides		300	—		Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	150	—	125	MHz
Generic DDRX2 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Aligned ^{8, 9}							
t _{DVA}	Input Data Valid After CLK		—	0.316	—	0.342	UI
t _{DVE}	Input Data Hold After CLK	MachXO3L/LF devices, bottom side only	0.710		0.675		UI
f _{DATA}	DDRX2 Serial Input Data Speed			664	—	554	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency			332	—	277	MHz
f _{SCLK}	SCLK Frequency			166	—	139	MHz
Generic DDRX2 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Centered ^{8, 9}							1
t _{SU}	Input Data Setup Before CLK		0.233		0.219		ns
t _{HO}	Input Data Hold After CLK	-	0.287	—	0.287		ns
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO3L/LF devices,		664	—	554	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only		332	—	277	MHz
f _{SCLK}	SCLK Frequency	-		166	—	139	MHz
Generic DDI	R4 Inputs with Clock and Data Aligned at P	in Using PCLK Pin for Cloo	k Input	- GDDR	X4_RX.	ECLK.A	ligned ⁸
t _{DVA}	Input Data Valid After ECLK		—	0.307	—	0.320	UI
t _{DVE}	Input Data Hold After ECLK	-	0.782	—	0.699	—	UI
f _{DATA}	DDRX4 Serial Input Data Speed	ned at Pin Using PCLK Pin for Clock MachXO3L/LF devices, bottom side only ered at Pin Using PCLK Pin for Clock MachXO3L/LF devices, bottom side only d at Pin Using PCLK Pin for Clock MachXO3L/LF devices, bottom side only d at Pin Using PCLK Pin for Clock MachXO3L/LF devices, bottom side only d at Pin Using PCLK Pin for Clock MachXO3L/LF devices, bottom side only		800	—	630	Mbps
f _{DDRX4}	DDRX4 ECLK Frequency	bottom side only		400	—	315	MHz
f _{SCLK}	SCLK Frequency			100	—	79	MHz
Generic DDF	A4 Inputs with Clock and Data Centered at P	in Using PCLK Pin for Cloc	k Input	- GDDR	X4_RX.E	CLK.Ce	entered ⁸
t _{SU}	Input Data Setup Before ECLK		0.233	—	0.219	—	ns
t _{HO}	Input Data Hold After ECLK		0.287	—	0.287		ns
f _{DATA}	DDRX4 Serial Input Data Speed	MachXO3L/LF devices,	_	800	—	630	Mbps
f _{DDRX4}	DDRX4 ECLK Frequency		_	400	—	315	MHz
f _{SCLK}	SCLK Frequency			100	—	79	MHz
7:1 LVDS In	outs (GDDR71_RX.ECLK.7:1) ⁹						
t _{DVA}	Input Data Valid After ECLK		—	0.290	—	0.320	UI
t _{DVE}	Input Data Hold After ECLK		0.739	—	0.699	—	UI
f _{DATA}	DDR71 Serial Input Data Speed	MachXO3L/LF devices,	—	756	—	630	Mbps
f _{DDR71}	DDR71 ECLK Frequency	bottom side only	—	378	—	315	MHz
f _{CLKIN}	7:1 Input Clock Frequency (SCLK) (mini- mum limited by PLL)		_	108	—	90	MHz



Figure 3-6. Receiver GDDR71_RX. Waveforms



Figure 3-7. Transmitter GDDR71_TX. Waveforms





NVCM/Flash Download Time^{1, 2}

Symbol	Parameter	Device	Тур.	Units
t _{REFRESH}	POR to Device I/O Active	LCMXO3L/LF-640	1.9	ms
		LCMXO3L/LF-1300	1.9	ms
		LCMXO3L/LF-1300 256-Ball Package	1.4	ms
		LCMXO3L/LF-2100	1.4	ms
		LCMXO3L/LF-2100 324-Ball Package	2.4	ms
		LCMXO3L/LF-4300	2.4	ms
		LCMXO3L/LF-4300 400-Ball Package	3.8	ms
		LCMXO3L/LF-6900	3.8	ms
		LCMXO3L/LF-9400C	5.2	ms

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The NVCM/Flash download time is measured starting from the maximum voltage of POR trip point.



JTAG Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f _{MAX}	TCK clock frequency	—	25	MHz
t _{BTCPH}	TCK [BSCAN] clock pulse width high	20	—	ns
t _{BTCPL}	TCK [BSCAN] clock pulse width low	20	—	ns
t _{BTS}	TCK [BSCAN] setup time	10	—	ns
t _{BTH}	TCK [BSCAN] hold time	8	—	ns
t _{BTCO}	TAP controller falling edge of clock to valid output	—	10	ns
t _{BTCODIS}	TAP controller falling edge of clock to valid disable	—	10	ns
t _{BTCOEN}	TAP controller falling edge of clock to valid enable	—	10	ns
t _{BTCRS}	BSCAN test capture register setup time	8	—	ns
t _{BTCRH}	BSCAN test capture register hold time	20	—	ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to valid output	—	25	ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to valid disable	—	25	ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to valid enable	—	25	ns

Figure 3-8. JTAG Port Timing Waveforms





sysCONFIG Port Timing Specifications

Symbol	Parameter		Min.	Max.	Units
All Configuration Mo	odes				
t _{PRGM}	PROGRAMN low p	ulse accept	55	_	ns
t _{PRGMJ}	PROGRAMN low p	ulse rejection	_	25	ns
t _{INITL}	INITN low time	LCMXO3L/LF-640/ LCMXO3L/LF-1300	—	55	us
		LCMXO3L/LF-1300 256-Ball Package/ LCMXO3L/LF-2100	_	70	us
		LCMXO3L/LF-2100 324-Ball Package/ LCMXO3-4300	_	105	us
		LCMXO3L/LF-4300 400-Ball Package/ LCMXO3-6900	_	130	us
		LCMXO3L/LF-9400C	_	175	us
t _{DPPINIT}	PROGRAMN low to	NITN low	_	150	ns
t _{DPPDONE}	PROGRAMN low to	DONE low	_	150	ns
t _{IODISS}	PROGRAMN low to	o I/O disable	_	120	ns
Slave SPI					
f _{MAX}	CCLK clock frequer	псу		66	MHz
t _{CCLKH}	CCLK clock pulse v	CCLK clock pulse width high		—	ns
t _{CCLKL}	CCLK clock pulse v	CCLK clock pulse width low		—	ns
t _{STSU}	CCLK setup time	CCLK setup time		_	ns
t _{STH}	CCLK hold time	CCLK hold time		_	ns
t _{STCO}	CCLK falling edge t	CCLK falling edge to valid output		10	ns
t _{STOZ}	CCLK falling edge t	CCLK falling edge to valid disable		10	ns
t _{STOV}	CCLK falling edge t	CCLK falling edge to valid enable		10	ns
t _{SCS}	Chip select high tim	ne	25	—	ns
t _{SCSS}	Chip select setup ti	me	3	—	ns
t _{SCSH}	Chip select hold tim	ne	3	—	ns
Master SPI					
f _{MAX}	MCLK clock freque	ncy	_	133	MHz
t _{MCLKH}	MCLK clock pulse v	MCLK clock pulse width high		_	ns
t _{MCLKL}	MCLK clock pulse v	width low	3.75	—	ns
t _{STSU}	MCLK setup time		5	—	ns
t _{STH}	MCLK hold time		1	—	ns
t _{CSSPI}	INITN high to chip s	select low	100	200	ns
t _{MCLK}	INITN high to first MCLK edge		0.75	1	US



LCMXO3L-9400C-6BG484I

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-6900E-5MG256C	6900	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-6MG256C	6900	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-5MG256I	6900	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-6MG256I	6900	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-5MG324C	6900	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-6MG324C	6900	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-5MG324I	6900	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3L-6900E-6MG324I	6900	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3L-6900C-5BG256C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-6BG256C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-5BG256I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-6BG256I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-5BG324C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-6BG324C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-5BG324I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-6BG324I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-5BG400C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-6BG400C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-5BG400I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-6900C-6BG400I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND
	I			Γ	I	I
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-9400E-5MG256C	9400	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-9400E-6MG256C	9400	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-9400E-5MG256I	9400	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-9400E-6MG256I	9400	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-9400C-5BG256C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-9400C-6BG256C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-9400C-5BG256I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-9400C-6BG256I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-9400C-5BG400C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-9400C-6BG400C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3L-9400C-5BG4001	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-9400C-6BG400I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	IND
LCMXO3L-9400C-5BG484C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	COM
LCMXO3L-9400C-6BG484C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	COM
LCMXO3L-9400C-5BG484I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	IND

2.5 V/3.3 V

6

Halogen-Free caBGA

484

IND

9400



Date	Version	Section	Change Summary
April 2016	1.6	Introduction	Updated Features section. — Revised logic density range and IO to LUT ratio under Flexible Archi- tecture. — Revised 0.8 mm pitch information under Advanced Packaging. — Added MachXO3L-9400/MachXO3LF-9400 information to Table 1-1, MachXO3L/LF Family Selection Guide.
			Updated Introduction section. — Changed density from 6900 to 9400 LUTs. — Changed caBGA packaging to 19 x 19 mm.
		Architecture	Updated Architecture Overview section. — Changed statement to "All logic density devices in this family" — Updated Figure 2-2 heading and notes.
			Updated sysCLOCK Phase Locked Loops (PLLs) section. — Changed statement to "All MachXO3L/LF devices have one or more sysCLOCK PLL."
			Updated Programmable I/O Cells (PIC) section. — Changed statement to "All PIO pairs can implement differential receivers."
			Updated sysIO Buffer Banks section. Updated Figure 2-5 heading.
			Updated Device Configuration section. Added Password and Soft Error Correction.
		DC and Switching Characteristics	Updated Static Supply Current – C/E Devices section. Added LCMXO3L/ LF-9400C and LCMXO3L/LF-9400E devices.
			Updated Programming and Erase Supply Current – C/E Devices section. — Added LCMXO3L/LF-9400C and LCMXO3L/LF-9400E devices. — Changed LCMXO3L/LF-640E and LCMXO3L/LF-1300E Typ. values.
			Updated MachXO3L/LF External Switching Characteristics – C/E Devices section. Added MachXO3L/LF-9400 devices.
			Updated NVCM/Flash Download Time section. Added LCMXO3L/LF- 9400C device.
			Updated sysCONFIG Port Timing Specifications section. — Added LCMXO3L/LF-9400C device. — Changed t _{INITL} units to from ns to us. — Changed t _{DPPINIT} and t _{DPPDONE} Max. values are per PCN#03A-16.
		Pinout Information	Updated Pin Information Summary section. Added LCMXO3L/LF-9400C device.
		Ordering Information	Updated MachXO3 Part Number Description section. — Added 9400 = 9400 LUTs. — Added BG484 package.
			Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.
			Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.





Date	Version	Section	Change Summary
June 2014	1.0	—	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed V _{REF} (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
February 2014	00.2	DC and Switching Characteristics	Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.
	00.1		Initial release.