# **E** • **Jac**tine Semiconductor Corporation - <u>LCMXO3L-4300E-5UWG81ITR1K Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 540  |
| Number of Logic Elements/Cells | 4320   |
| Total RAM Bits                 | 94208  |
| Number of I/O                  | 63   |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 81-UFBGA, WLCSP  |
| Supplier Device Package        | 81-WLCSP (3.80x3.69)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-4300e-5uwg81itr1k |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# MachXO3 Family Data Sheet Introduction

#### January 2016

## **Features**

#### Solutions

- Smallest footprint, lowest power, high data throughput bridging solutions for mobile applications
- Optimized footprint, logic density, IO count, IO performance devices for IO management and logic applications
- High IO/logic, lowest cost/IO, high IO devices for IO expansion applications

### ■ Flexible Architecture

- Logic Density ranging from 640 to 9.4K LUT4
- High IO to LUT ratio with up to 384 IO pins

### Advanced Packaging

- 0.4 mm pitch: 1K to 4K densities in very small footprint WLCSP (2.5 mm x 2.5 mm to 3.8 mm x 3.8 mm) with 28 to 63 IOs
- 0.5 mm pitch: 640 to 6.9K LUT densities in 6 mm x 6 mm to 10 mm x 10 mm BGA packages with up to 281 IOs
- 0.8 mm pitch: 1K to 9.4K densities with up to 384 IOs in BGA packages

## Pre-Engineered Source Synchronous I/O

- DDR registers in I/O cells
- Dedicated gearing logic
- 7:1 Gearing for Display I/Os
- Generic DDR, DDRx2, DDRx4

## High Performance, Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - LVDS, Bus-LVDS, MLVDS, LVPECL
  - MIPI D-PHY Emulated
  - Schmitt trigger inputs, up to 0.5 V hysteresis
- Ideal for IO bridging applications
- I/Os support hot socketing
- On-chip differential termination
- Programmable pull-up or pull-down mode

## ■ Flexible On-Chip Clocking

- · Eight primary clocks
- Up to two edge clocks for high-speed I/O interfaces (top and bottom sides only)
- Up to two analog PLLs per device with fractional-n frequency synthesis
  - Wide input frequency range (7 MHz to 400 MHz)
- Non-volatile, Multi-time Programmable
  - Instant-on
    - Powers up in microseconds
    - · Optional dual boot with external SPI memory
    - Single-chip, secure solution
    - Programmable through JTAG, SPI or I<sup>2</sup>C
    - MachXO3L includes multi-time programmable NVCM
    - MachXO3LF infinitely reconfigurable Flash

       Supports background programming of non-volatile memory

### ■ TransFR Reconfiguration

In-field logic update while IO holds the system state

## Enhanced System Level Support

- On-chip hardened functions: SPI, I<sup>2</sup>C, timer/ counter
- On-chip oscillator with 5.5% accuracy
- Unique TraceID for system tracking
- Single power supply with extended operating range
- IEEE Standard 1149.1 boundary scan
- IEEE 1532 compliant in-system programming

#### Applications

- Consumer Electronics
- Compute and Storage
- Wireless Communications
- Industrial Control Systems
- Automotive System

#### Low Cost Migration Path

- Migration from the Flash based MachXO3LF to the NVCM based MachXO3L
- · Pin compatible and equivalent timing

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Advance Data Sheet DS1047



#### Table 2-4. PLL Signal Descriptions (Continued)

| Port Name     | I/O | Description  |  |
|---------------|-----|--|--|
| CLKOP         | 0   | Primary PLL output clock (with phase shift adjustment)   |  |
| CLKOS         | 0   | Secondary PLL output clock (with phase shift adjust)   |  |
| CLKOS2        | 0   | Secondary PLL output clock2 (with phase shift adjust)  |  |
| CLKOS3        | 0   | Secondary PLL output clock3 (with phase shift adjust)  |  |
| LOCK          | 0   | PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed-<br>back signals. |  |
| DPHSRC        | 0   | Dynamic Phase source – ports or WISHBONE is active   |  |
| STDBY         | I   | Standby signal to power down the PLL   |  |
| RST           | I   | PLL reset without resetting the M-divider. Active high reset.  |  |
| RESETM        | I   | PLL reset - includes resetting the M-divider. Active high reset.                                       |  |
| RESETC        | I   | Reset for CLKOS2 output divider only. Active high reset.   |  |
| RESETD        | I   | Reset for CLKOS3 output divider only. Active high reset.   |  |
| ENCLKOP       | I   | Enable PLL output CLKOP  |  |
| ENCLKOS       | I   | Enable PLL output CLKOS when port is active  |  |
| ENCLKOS2      | I   | Enable PLL output CLKOS2 when port is active   |  |
| ENCLKOS3      | I   | Enable PLL output CLKOS3 when port is active   |  |
| PLLCLK        | I   | PLL data bus clock input signal  |  |
| PLLRST        | I   | PLL data bus reset. This resets only the data bus not any register values.                             |  |
| PLLSTB        | I   | PLL data bus strobe signal   |  |
| PLLWE         | I   | PLL data bus write enable signal   |  |
| PLLADDR [4:0] | I   | PLL data bus address   |  |
| PLLDATI [7:0] | I   | PLL data bus data input  |  |
| PLLDATO [7:0] | 0   | PLL data bus data output   |  |
| PLLACK        | 0   | PLL data bus acknowledge signal  |  |

## sysMEM Embedded Block RAM Memory

The MachXO3L/LF devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



Figure 2-11. Group of Four Programmable I/O Cells





## PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

| Pin Name | I/О Туре | Description   |
|----------|----------|---|
| CE       | Input    | Clock Enable  |
| D        | Input    | Pin input from sysIO buffer.                        |
| INDD     | Output   | Register bypassed input.                            |
| INCK     | Output   | Clock input   |
| Q0       | Output   | DDR positive edge input                             |
| Q1       | Output   | Registered input/DDR negative edge input            |
| D0       | Input    | Output signal from the core (SDR and DDR)           |
| D1       | Input    | Output signal from the core (DDR)                   |
| TD       | Input    | Tri-state signal from the core                      |
| Q        | Output   | Data output signals to sysIO Buffer                 |
| TQ       | Output   | Tri-state output signals to sysIO Buffer            |
| SCLK     | Input    | System clock for input and output/tri-state blocks. |
| RST      | Input    | Local set reset signal                              |

## Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

## Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



## **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.

### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-12 shows the output register block on the left, top and bottom edges.

Figure 2-12. MachXO3L/LF Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



## Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



Table 2-11 shows the I/O standards (together with their supply and reference voltages) supported by the MachXO3L/LF devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1280, MachXO3 sysIO Usage Guide.

### Table 2-11. Supported Input Standards

|                            | VCCIO (Typ.) |       |       |       |       |
|----------------------------|--------------|-------|-------|-------|-------|
| Input Standard             | 3.3 V        | 2.5 V | 1.8 V | 1.5 V | 1.2 V |
| Single-Ended Interfaces    |              |       |       |       |       |
| LVTTL                      | Yes          |       |       |       |       |
| LVCMOS33                   | Yes          |       |       |       |       |
| LVCMOS25                   |              | Yes   |       |       |       |
| LVCMOS18                   |              |       | Yes   |       |       |
| LVCMOS15                   |              |       |       | Yes   |       |
| LVCMOS12                   |              |       |       |       | Yes   |
| PCI                        | Yes          |       |       |       |       |
| Differential Interfaces    |              |       |       |       |       |
| LVDS                       | Yes          | Yes   |       |       |       |
| BLVDS, MLVDS, LVPECL, RSDS | Yes          | Yes   |       |       |       |
| MIPI <sup>1</sup>          | Yes          | Yes   |       |       |       |
| LVTTLD                     | Yes          |       |       |       |       |
| LVCMOS33D                  | Yes          |       |       |       |       |
| LVCMOS25D                  |              | Yes   |       |       |       |
| LVCMOS18D                  |              |       | Yes   |       |       |

1. These interfaces can be emulated with external resistors in all devices.



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1293, Using Hardened Control Functions in MachXO3 Devices

### Figure 2-19. SPI Core Block Diagram



Table 2-15 describes the signals interfacing with the SPI cores.

Table 2-15. SPI Core Signal Description

| Signal Name | I/O | Master/Slave | Description   |  |
|-------------|-----|--------------|---|--|
| spi_csn[0]  | 0   | Master       | SPI master chip-select output   |  |
| spi_csn[17] | 0   | Master       | Additional SPI chip-select outputs (total up to eight slaves)   |  |
| spi_scsn    | I   | Slave        | SPI slave chip-select input   |  |
| spi_irq     | 0   | Master/Slave | Interrupt request   |  |
| spi_clk     | I/O | Master/Slave | SPI clock. Output in master mode. Input in slave mode.  |  |
| spi_miso    | I/O | Master/Slave | SPI data. Input in master mode. Output in slave mode.   |  |
| spi_mosi    | I/O | Master/Slave | SPI data. Output in master mode. Input in slave mode.   |  |
| sn          | I   | Slave        | Configuration Slave Chip Select (active low), dedicated for selecting the Con-<br>figuration Logic.   |  |
| cfg_stdby   | 0   | Master/Slave | Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab. |  |
| cfg_wake    | 0   | Master/Slave | Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.  |  |



## Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

#### Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

| Port    | I/O | Description  |
|---------|-----|--|
| tc_clki | I   | Timer/Counter input clock signal   |
| tc_rstn | I   | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled   |
| tc_ic   | I   | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int  | 0   | Without WISHBONE – Can be used as overflow flag<br>With WISHBONE – Controlled by three IRQ registers   |
| tc_oc   | 0   | Timer counter output signal  |



#### Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO3L/LF devices contain security bits that, when set, prevent the readback of the SRAM configuration and NVCM/Flash spaces. The device can be in one of two modes:

- 1. Unlocked Readback of the SRAM configuration and NVCM/Flash spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the NVCM/Flash and SRAM OTP portions of the device. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### Password

The MachXO3LF supports a password-based security access feature also known as Flash Protect Key. Optionally, the MachXO3L device can be ordered with a custom specification (c-spec) to support this feature. The Flash Protect Key feature provides a method of controlling access to the Configuration and Programming modes of the device. When enabled, the Configuration and Programming edit mode operations (including Write, Verify and Erase operations) are allowed only when coupled with a Flash Protect Key which matches that expected by the device. Without a valid Flash Protect Key, the user can perform only rudimentary non-configuration operations such as Read Device ID. For more details, refer to TN1313, Using Password Security with MachXO3 Devices.

#### **Dual Boot**

MachXO3L/LF devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the external SPI Flash. The golden image MUST reside in an on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1292, MachXO3 Soft Error Detection Usage Guide.

#### Soft Error Correction

The MachXO3LF device supports Soft Error Correction (SEC). Optionally, the MachXO3L device can be ordered with a custom specification (c-spec) to support this feature. When BACKGROUND\_RECONFIG is enabled using the Lattice Diamond Software in a design, asserting the PROGRAMN pin or issuing the REFRESH sysConfig command refreshes the SRAM array from configuration memory. Only the detected error bit is corrected. No other SRAM cells are changed, allowing the user design to function uninterrupted.

During the project design phase, if the overall system cannot guarantee containment of the error or its subsequent effects on downstream data or control paths, Lattice recommends using SED only. The MachXO3 can be then be soft-reset by asserting PROGRAMN or issuing the Refresh command over a sysConfig port in response to SED. Soft-reset additionally erases the SRAM array prior to the SRAM refresh, and asserts internal Reset circuitry to guarantee a known state. For more details, refer to TN1292, MachXO3 Soft Error Detection (SED)/Correction (SEC) Usage Guide.



# MachXO3 Family Data Sheet DC and Switching Characteristics

#### February 2017

#### Advance Data Sheet DS1047

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

|   | MachXO3L/LF E (1.2 V)                        | MachXO3L/LF C (2.5 V/3.3 V) |
|---|--|-----------------------------|
| Supply Voltage V <sub>CC</sub>                | $\ldots$ .–0.5 V to 1.32 V $\ldots$ $\ldots$ | –0.5 V to 3.75 V            |
| Output Supply Voltage V <sub>CCIO</sub>       | –0.5 V to 3.75 V                             | –0.5 V to 3.75 V            |
| I/O Tri-state Voltage Applied <sup>4, 5</sup> | –0.5 V to 3.75 V                             | –0.5 V to 3.75 V            |
| Dedicated Input Voltage Applied <sup>4</sup>  | –0.5 V to 3.75 V                             | –0.5 V to 3.75 V            |
| Storage Temperature (Ambient)                 | –55 °C to 125 °C                             | –55 °C to 125 °C            |
| Junction Temperature (T <sub>1</sub> )        | –40 °C to 125 °C                             | –40 °C to 125 °C            |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20 ns.

5. The dual function  $I^2C$  pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

# **Recommended Operating Conditions**<sup>1</sup>

| Symbol                               | Parameter                                   | Min.  | Max.  | Units |
|--------------------------------------|---|-------|-------|-------|
| V <sub>CC</sub> <sup>1</sup>         | Core Supply Voltage for 1.2 V Devices       | 1.14  | 1.26  | V     |
|                                      | Core Supply Voltage for 2.5 V/3.3 V Devices | 2.375 | 3.465 | V     |
| V <sub>CCIO</sub> <sup>1, 2, 3</sup> | I/O Driver Supply Voltage                   | 1.14  | 3.465 | V     |
| t <sub>JCOM</sub>                    | Junction Temperature Commercial Operation   | 0     | 85    | °C    |
| t <sub>JIND</sub>                    | Junction Temperature Industrial Operation   | -40   | 100   | °C    |

1. Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V<sub>CCIO</sub> pins of unused I/O banks should be connected to the V<sub>CC</sub> power supply on boards.

## Power Supply Ramp Rates<sup>1</sup>

|  | iyp. | wax. | Units |
|--|------|------|-------|
| t <sub>RAMP</sub> Power supply ramp rates for all power supplies. 0.01 | —    | 100  | V/ms  |

1. Assumes monotonic ramp rates.

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## LVDS Emulation

MachXO3L/LF devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.





Note: All resistors are ±1%.

### Table 3-1. LVDS25E DC Conditions

#### **Over Recommended Operating Conditions**

| Parameter         | Description                 | Тур.  | Units |
|-------------------|-----------------------------|-------|-------|
| Z <sub>OUT</sub>  | Output impedance            | 20    | Ohms  |
| R <sub>S</sub>    | Driver series resistor      | 158   | Ohms  |
| R <sub>P</sub>    | Driver parallel resistor    | 140   | Ohms  |
| R <sub>T</sub>    | Receiver termination        | 100   | Ohms  |
| V <sub>OH</sub>   | Output high voltage         | 1.43  | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.07  | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.35  | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.25  | V     |
| Z <sub>BACK</sub> | Back impedance              | 100.5 | Ohms  |
| I <sub>DC</sub>   | DC output current           | 6.03  | mA    |



|           | Description  | Min. | Тур. | Max. | Units |
|-----------|--|------|------|------|-------|
| Low Power | · · ·  |      |      |      |       |
| VCCIO     | VCCIO of the Bank with LVCMOS12D 6 mA<br>drive bidirectional IO buffer |      | 1.2  |      | V     |
| VIH       | Logic 1 input voltage  | —    | —    | 0.88 | V     |
| VIL       | Logic 0 input voltage, not in ULP State                                | 0.55 | —    | —    | V     |
| VHYST     | Input hysteresis   | 25   | —    | —    | mV    |

1. Over Recommended Operating Conditions

## Figure 3-5. MIPI D-PHY Output Using External Resistors





## DC and Switching Characteristics MachXO3 Family Data Sheet

|                        |  |                  | -6     |      | -5    |      |       |
|------------------------|--|------------------|--------|------|-------|------|-------|
| Parameter              | Description  | Device           | Min.   | Max. | Min.  | Max. | Units |
| t <sub>SU_DELPLL</sub> |  | MachXO3L/LF-1300 | 2.87   |      | 3.18  |      | ns    |
|                        |  | MachXO3L/LF-2100 | 2.87 — |      | 3.18  | —    | ns    |
|                        | With Data Input Delay  | MachXO3L/LF-4300 | 2.96   |      | 3.28  |      | ns    |
|                        |  | MachXO3L/LF-6900 | 3.05   |      | 3.35  |      | ns    |
|                        |  | MachXO3L/LF-9400 | 3.06   |      | 3.37  |      | ns    |
| t <sub>H_DELPLL</sub>  |  | MachXO3L/LF-1300 | -0.83  |      | -0.83 |      | ns    |
|                        |  | MachXO3L/LF-2100 | -0.83  |      | -0.83 |      | ns    |
|                        | Clock to Data Hold - PIO Input Register with<br>Input Data Delay | MachXO3L/LF-4300 | -0.87  |      | -0.87 |      | ns    |
|                        |  | MachXO3L/LF-6900 | -0.91  |      | -0.91 | —    | ns    |
|                        |  | MachXO3L/LF-9400 | -0.93  | —    | -0.93 |      | ns    |



## DC and Switching Characteristics MachXO3 Family Data Sheet

|  |   | -6  |  | -5   |   |  |
|--|---|---|--|--|---|--|
| Description Device   |   | Min.  | Max.   | Min.   | Max.  | Units  |
| Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input –<br>GDDRX4_TX.ECLK.Centered <sup>8, 9</sup>    |   |   |  |  |   |  |
| Output Data Valid Before CLK Output  |   | 0.455   |  | 0.570  |   | ns   |
| Output Data Valid After CLK Output   |   | 0.455   | —  | 0.570  | _   | ns   |
| DDRX4 Serial Output Data Speed   | MachXO3L/LF devices,  | —   | 800  | —  | 630   | Mbps   |
| DDRX4 ECLK Frequency<br>(minimum limited by PLL)   | top side only   | _   | 400  | _  | 315   | MHz  |
| SCLK Frequency   | -   |   | 100  |  | 79  | MHz  |
| Itputs – GDDR71_TX.ECLK.7:1 <sup>8, 9</sup>  |   |   |  |  |   |  |
| Output Data Invalid Before CLK Output  |   |   | 0.160  | _  | 0.180   | ns   |
| Output Data Invalid After CLK Output   |   |   | 0.160  |  | 0.180   | ns   |
| DDR71 Serial Output Data Speed   | MachXO3L/LF devices,  |   | 756  |  | 630   | Mbps   |
| DDR71 ECLK Frequency   | top side only   | _   | 378  | —  | 315   | MHz  |
| 7:1 Output Clock Frequency (SCLK) (mini-<br>mum limited by PLL)  |   | _   | 108  | _  | 90  | MHz  |
| MIPI D-PHY Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input -<br>GDDRX4_TX.ECLK.Centered <sup>10, 11, 12</sup> |   |   |  |  |   |  |
| Output Data Valid Before CLK Output  |   | 0.200   | —  | 0.200  | _   | UI   |
| Output Data Valid After CLK Output   |   | 0.200   | —  | 0.200  | _   | UI   |
| MIPI D-PHY Output Data Speed   | All MachXO3L/LF   | _   | 900  | _  | 900   | Mbps   |
| MIPI D-PHY ECLK Frequency (minimum<br>limited by PLL)  | devices, top side only  | _   | 450  | _  | 450   | MHz  |
| SCLK Frequency   | <u> </u>  | —   | 112.5  | —  | 112.5   | MHz  |
|  | Description<br>RX4 Outputs with Clock and Data Centered<br>CECLK.Centered <sup>8, 9</sup><br>Output Data Valid Before CLK Output<br>Output Data Valid After CLK Output<br>DDRX4 Serial Output Data Speed<br>DDRX4 ECLK Frequency<br>(minimum limited by PLL)<br>SCLK Frequency<br>ttputs – GDDR71_TX.ECLK.7:1 <sup>8, 9</sup><br>Output Data Invalid Before CLK Output<br>Output Data Invalid After CLK Output<br>DDR71 Serial Output Data Speed<br>DDR71 ECLK Frequency<br>7:1 Output Clock Frequency (SCLK) (mini-<br>mum limited by PLL)<br>Outputs with Clock and Data Centered at P<br>C.ECLK.Centered <sup>10, 11, 12</sup><br>Output Data Valid Before CLK Output<br>Output Data Valid After CLK Output<br>MIPI D-PHY Output Data Speed<br>MIPI D-PHY ECLK Frequency (minimum<br>limited by PLL)<br>SCLK Frequency | DescriptionDeviceRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for<br>C.ECLK.Centered <sup>8, 9</sup> In Using PCLK Pin for<br>C.ECLK.Centered <sup>8, 9</sup> Output Data Valid Before CLK OutputMachXO3L/LF devices,<br>top side onlyDDRX4 Serial Output Data SpeedMachXO3L/LF devices,<br>top side onlyDDRX4 ECLK Frequency<br>(minimum limited by PLL)MachXO3L/LF devices,<br>top side onlySCLK FrequencyOutput Data Invalid Before CLK OutputOutput Data Invalid After CLK OutputMachXO3L/LF devices,<br>top side onlyOutput Data Invalid After CLK OutputMachXO3L/LF devices,<br>top side onlyDDR71 Serial Output Data SpeedMachXO3L/LF devices,<br>top side onlyDDR71 ECLK Frequency<br>7:1 Output Clock Frequency (SCLK) (mini-<br>mum limited by PLL)MachXO3L/LF devices,<br>top side onlyOutput Data Valid Before CLK OutputOutput Data Valid Before CLK OutputOutput Data Valid Before CLK OutputAll MachXO3L/LF<br>devices, top side onlyOutput Data Valid After CLK OutputAll MachXO3L/LF<br>devices, top side onlyMIPI D-PHY Output Data SpeedAll MachXO3L/LF<br>devices, top side onlyMIPI D-PHY ECLK Frequency (minimum<br>limited by PLL)All MachXO3L/LF<br>devices, top side onlySCLK FrequencyAll MachXO3L/LF<br>devices, top side only | Description         Device         Min.           RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock (LECLK.Centered <sup>8,9</sup> )         0.455           Output Data Valid Before CLK Output         0.455           DDRX4 Serial Output Data Speed         MachXO3L/LF devices, top side only            DDRX4 ECLK Frequency (minimum limited by PLL)         MachXO3L/LF devices, top side only            SCLK Frequency             Output Data Invalid Before CLK Output             Output Data Invalid Before CLK Output             Output Data Invalid Before CLK Output             Output Data Invalid After CLK Output             DDR71 Serial Output Data Speed         MachXO3L/LF devices, top side only            DDR71 ECLK Frequency              7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)              Output Data Valid After CLK Output              Output Data Valid After CLK Output              Output Data Valid After CLK Output         0.200         0.200         0.200           Output Data Valid After CLK | -6Min.Max.RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input -<br>CLECLK.Centered <sup>8, 9</sup> Output Data Valid Before CLK Output0.455Output Data Valid After CLK OutputMachXO3L/LF devices,<br>top side only0.455DDRX4 ECLK Frequency<br>(minimum limited by PLL)MachXO3L/LF devices,<br>top side only800SCLK Frequency<br>(minimum limited by PLL)100400Output Data Invalid Before CLK Output0.160Output Data Invalid After CLK Output0.160DDR71 Serial Output Data Speed<br>DDR71 Serial Output Data SpeedMachXO3L/LF devices,<br>top side only108Output Swith Clock and Data Centered at Pin Using PCLK Pin for Clock Input -<br>t.ECLK.Centered <sup>10, 11, 12</sup> 0.200Output Data Valid Before CLK Output<br>DDR71 Serial Output Data SpeedAll MachXO3L/LF<br>devices, top side only0.200Output Data Valid After CLK Output<br>Mup PLL)All MachXO3L/LF<br>devices, top side only0.200MIPI D-PHY Output Data Speed<br>MIPI D-PHY CLK Frequency (minimum<br>limited by PLL)All MachXO3L/LF<br>devices, top side only450MIPI D-PHY ECLK Frequency (minimum<br>limited by PLL)450450 | Description         Image: Description         Image: Description         Max.         Min.         Max.         Min.           RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input -<br>LECLK.Centered <sup>8, 9</sup> 0.455         -         0.570           Output Data Valid Before CLK Output         MachXO3L/LF devices, top side only         0.455         -         0.570           DDRX4 Serial Output Data Speed         MachXO3L/LF devices, top side only         -         800         -           DDRX4 ECLK Frequency (minimum limited by PLL)         MachXO3L/LF devices, top side only         -         400         -           SCLK Frequency         -         0.160         - | Description         Device         Min.         Max.         Min.         Max.           RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input -<br>LECLK.Centered <sup>9,9</sup> 0.455         -         0.570         -           Output Data Valid Before CLK Output         MachXO3L/LF devices,<br>top side only         0.455         -         0.570         -           DDRX4 Serial Output Data Speed         MachXO3L/LF devices,<br>top side only         0.455         -         0.570         -           DDRX4 ECLK Frequency<br>(minimum limited by PLL)         MachXO3L/LF devices,<br>top side only         -         800         -         630           SCLK Frequency         -         0.160         -         916         -         916           Output Data Invalid Before CLK Output         MachXO3L/LF devices,<br>top side only         -         0.160         -         0.180           DDR71 ECLK Frequency         MachXO3L/LF devices,<br>top side only         -         756         -         630           DDR71 ECLK Frequency         MachXO3L/LF devices,<br>top side only         -         756         -         630           DDR71 ECLK Frequency         MachXO3L/LF devices,<br>top side only         -         108         -         90           Output Data Valid After CLK Output         MachXO3L/LF |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

5. For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .

6. The t<sub>SU DEL</sub> and t<sub>H DEL</sub> values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).

7. This number for general purpose usage. Duty cycle tolerance is +/-10%.

8. Duty cycle is  $\pm -5\%$  for system usage.

9. Performance is calculated with 0.225 UI.

10. Performance is calculated with 0.20 UI.

11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.

12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.

13. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

14. Above 800 Mbps is only supported with WLCSP and csfBGA packages

15. Between 800 Mbps to 900 Mbps:

a. VIDTH exceeds the MIPI D-PHY Input DC Conditions Table 3-4 and can be calculated with the equation tSU or tH = -0.0005\*VIDTH + 0.3284

b. Example calculations

i. tSU and tHO = 0.28 with VIDTH = 100 mV

ii. tSU and tHO = 0.25 with VIDTH = 170 mV

iii. tSU and tHO = 0.20 with VIDTH = 270 mV



# **JTAG Port Timing Specifications**

| Symbol               | Parameter  | Min. | Max. | Units |
|----------------------|--|------|------|-------|
| f <sub>MAX</sub>     | TCK clock frequency  | —    | 25   | MHz   |
| t <sub>BTCPH</sub>   | TCK [BSCAN] clock pulse width high                                 | 20   | —    | ns    |
| t <sub>BTCPL</sub>   | TCK [BSCAN] clock pulse width low                                  | 20   | —    | ns    |
| t <sub>BTS</sub>     | TCK [BSCAN] setup time   | 10   | —    | ns    |
| t <sub>BTH</sub>     | TCK [BSCAN] hold time  | 8    | —    | ns    |
| t <sub>BTCO</sub>    | TAP controller falling edge of clock to valid output               | —    | 10   | ns    |
| t <sub>BTCODIS</sub> | TAP controller falling edge of clock to valid disable              | —    | 10   | ns    |
| t <sub>BTCOEN</sub>  | TAP controller falling edge of clock to valid enable               | —    | 10   | ns    |
| t <sub>BTCRS</sub>   | BSCAN test capture register setup time                             | 8    | —    | ns    |
| t <sub>BTCRH</sub>   | BSCAN test capture register hold time                              | 20   | —    | ns    |
| t <sub>BUTCO</sub>   | BSCAN test update register, falling edge of clock to valid output  | —    | 25   | ns    |
| t <sub>BTUODIS</sub> | BSCAN test update register, falling edge of clock to valid disable | —    | 25   | ns    |
| t <sub>BTUPOEN</sub> | BSCAN test update register, falling edge of clock to valid enable  | —    | 25   | ns    |

### Figure 3-8. JTAG Port Timing Waveforms





# Signal Descriptions (Cont.)

| Signal Name  | I/O | Descriptions   |  |  |  |  |  |
|--|-----|--|--|--|--|--|--|
| Configuration (Dual function pins used during sysCONFIG) |     |  |  |  |  |  |  |
| PROGRAMN   | I   | Initiates configuration sequence when asserted low. This pin always has an active pull-up.   |  |  |  |  |  |
| INITN  | I/O | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  |  |  |  |  |  |
| DONE   | I/O | Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.   |  |  |  |  |  |
| MCLK/CCLK  | I/O | Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA in SPI and SPIm configuration modes. |  |  |  |  |  |
| SN   | I   | Slave SPI active low chip select input.  |  |  |  |  |  |
| CSSPIN   | I/O | Master SPI active low chip select output.  |  |  |  |  |  |
| SI/SPISI   | I/O | Slave SPI serial data input and master SPI serial data output.   |  |  |  |  |  |
| SO/SPISO   | I/O | Slave SPI serial data output and master SPI serial data input.   |  |  |  |  |  |
| SCL  | I/O | Slave I <sup>2</sup> C clock input and master I <sup>2</sup> C clock output.   |  |  |  |  |  |
| SDA  | I/O | Slave I <sup>2</sup> C data input and master I <sup>2</sup> C data output.   |  |  |  |  |  |



# **Pin Information Summary**

|  | MachXO3L/LF<br>-640 | MachXO3L/LF-1300 |           |           |          |
|--|---------------------|------------------|-----------|-----------|----------|
|  | CSFBGA121           | WLCSP36          | CSFBGA121 | CSFBGA256 | CABGA256 |
| General Purpose IO per Bank                            |                     |                  |           |           |          |
| Bank 0   | 24                  | 15               | 24        | 50        | 50       |
| Bank 1   | 26                  | 0                | 26        | 52        | 52       |
| Bank 2   | 26                  | 9                | 26        | 52        | 52       |
| Bank 3   | 24                  | 4                | 24        | 16        | 16       |
| Bank 4   | 0                   | 0                | 0         | 16        | 16       |
| Bank 5   | 0                   | 0                | 0         | 20        | 20       |
| Total General Purpose Single Ended IO                  | 100                 | 28               | 100       | 206       | 206      |
| Differential IO per Bank                               | ·                   | •                |           | •         | •        |
| Bank 0   | 12                  | 8                | 12        | 25        | 25       |
| Bank 1   | 13                  | 0                | 13        | 26        | 26       |
| Bank 2   | 13                  | 4                | 13        | 26        | 26       |
| Bank 3   | 11                  | 2                | 11        | 8         | 8        |
| Bank 4   | 0                   | 0                | 0         | 8         | 8        |
| Bank 5   | 0                   | 0                | 0         | 10        | 10       |
| Total General Purpose Differential IO                  | 49                  | 14               | 49        | 103       | 103      |
| Dual Function IO                                       | 33                  | 25               | 33        | 33        | 33       |
| Number 7:1 or 8:1 Gearboxes                            | ·                   | •                |           | •         | •        |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 7                   | 3                | 7         | 14        | 14       |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 7                   | 2                | 7         | 14        | 14       |
| High-speed Differential Outputs                        | -                   |                  |           |           |          |
| Bank 0   | 7                   | 3                | 7         | 14        | 14       |
| VCCIO Pins   |                     |                  |           |           |          |
| Bank 0   | 1                   | 1                | 1         | 4         | 4        |
| Bank 1   | 1                   | 0                | 1         | 3         | 4        |
| Bank 2   | 1                   | 1                | 1         | 4         | 4        |
| Bank 3   | 3                   | 1                | 3         | 2         | 1        |
| Bank 4   | 0                   | 0                | 0         | 2         | 2        |
| Bank 5   | 0                   | 0                | 0         | 2         | 1        |
| vcc  | 4                   | 2                | 4         | 8         | 8        |
| GND  | 10                  | 2                | 10        | 24        | 24       |
| NC   | 0                   | 0                | 0         | 0         | 1        |
| Reserved for Configuration                             | 1                   | 1                | 1         | 1         | 1        |
| Total Count of Bonded Pins                             | 121                 | 36               | 121       | 256       | 256      |



|  | MachXO3L/LF-6900 |           |          |          |          |
|--|------------------|-----------|----------|----------|----------|
|  | CSFBGA256        | CSFBGA324 | CABGA256 | CABGA324 | CABGA400 |
| General Purpose IO per Bank                            |                  | •         | •        | •        | •        |
| Bank 0   | 50               | 73        | 50       | 71       | 83       |
| Bank 1   | 52               | 68        | 52       | 68       | 84       |
| Bank 2   | 52               | 72        | 52       | 72       | 84       |
| Bank 3   | 16               | 24        | 16       | 24       | 28       |
| Bank 4   | 16               | 16        | 16       | 16       | 24       |
| Bank 5   | 20               | 28        | 20       | 28       | 32       |
| Total General Purpose Single Ended IO                  | 206              | 281       | 206      | 279      | 335      |
| Differential IO per Bank                               |                  | •         | •        | •        | •        |
| Bank 0   | 25               | 36        | 25       | 36       | 42       |
| Bank 1   | 26               | 34        | 26       | 34       | 42       |
| Bank 2   | 26               | 36        | 26       | 36       | 42       |
| Bank 3   | 8                | 12        | 8        | 12       | 14       |
| Bank 4   | 8                | 8         | 8        | 8        | 12       |
| Bank 5   | 10               | 14        | 10       | 14       | 16       |
| Total General Purpose Differential IO                  | 103              | 140       | 103      | 140      | 168      |
| Dual Function IO                                       | 37               | 37        | 37       | 37       | 37       |
| Number 7:1 or 8:1 Gearboxes                            |                  | •         | •        |          |          |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 20               | 21        | 20       | 21       | 21       |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 20               | 21        | 20       | 21       | 21       |
| High-speed Differential Outputs                        |                  | •         | •        |          |          |
| Bank 0   | 20               | 21        | 20       | 21       | 21       |
| VCCIO Pins   |                  | •         | •        | •        | •        |
| Bank 0   | 4                | 4         | 4        | 4        | 5        |
| Bank 1   | 3                | 4         | 4        | 4        | 5        |
| Bank 2   | 4                | 4         | 4        | 4        | 5        |
| Bank 3   | 2                | 2         | 1        | 2        | 2        |
| Bank 4   | 2                | 2         | 2        | 2        | 2        |
| Bank 5   | 2                | 2         | 1        | 2        | 2        |
| VCC  | 8                | 8         | 8        | 10       | 10       |
| GND  | 24               | 16        | 24       | 16       | 33       |
| NC   | 0                | 0         | 1        | 0        | 0        |
| Reserved for Configuration                             | 1                | 1         | 1        | 1        | 1        |
| Total Count of Bonded Pins                             | 256              | 324       | 256      | 324      | 400      |



LCMXO3L-9400C-6BG484I

| Part Number           | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|-----------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-6900E-5MG256C | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-6900E-6MG256C | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-6900E-5MG256I | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-6900E-6MG256I | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-6900E-5MG324C | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-6900E-6MG324C | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-6900E-5MG324I | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-6900E-6MG324I | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-6900C-5BG256C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-6900C-6BG256C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-6900C-5BG256I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-6900C-6BG256I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-6900C-5BG324C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-6900C-6BG324C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-6900C-5BG324I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-6900C-6BG324I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-6900C-5BG400C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3L-6900C-6BG400C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3L-6900C-5BG400I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3L-6900C-6BG400I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | IND   |
|                       | Γ    |                | I     | Γ                   | I     | I     |
| Part Number           | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
| LCMXO3L-9400E-5MG256C | 9400 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-9400E-6MG256C | 9400 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-9400E-5MG256I | 9400 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-9400E-6MG256I | 9400 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-9400C-5BG256C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-9400C-6BG256C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-9400C-5BG256I | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-9400C-6BG256I | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-9400C-5BG400C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3L-9400C-6BG400C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3L-9400C-5BG4001 | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3L-9400C-6BG400I | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3L-9400C-5BG484C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 484   | COM   |
| LCMXO3L-9400C-6BG484C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 484   | COM   |
| LCMXO3L-9400C-5BG484I | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 484   | IND   |

2.5 V/3.3 V

6

Halogen-Free caBGA

484

IND

9400



# MachXO3 Family Data Sheet Revision History

#### February 2017

Advance Data Sheet DS1047

| Date          | Version | Section                             | Change Summary  |
|---------------|---------|-------------------------------------|---|
| February 2017 | 1.8     | Architecture                        | Updated Supported Standards section. Corrected "MDVS" to "MLDVS" in Table 2-11, Supported Input Standards.  |
|               |         | DC and Switching<br>Characteristics | Updated ESD Performance section. Added reference to the MachXO2<br>Product Family Qualification Summary document.   |
|               |         |                                     | Updated Static Supply Current – C/E Devices section.<br>Added footnote 7.   |
|               |         |                                     | Updated MachXO3L/LF External Switching Characteristics – C/E<br>Devices section.<br>— Populated values for MachXO3L/LF-9400.<br>— Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, corrected "t <sub>DVB</sub> "<br>to "t <sub>DIB</sub> " and "t <sub>DVA</sub> " to "t <sub>DIA</sub> " and revised their descriptions.<br>— Added Figure 3-6, Receiver GDDR71_RX Waveforms and Figure 3-7,<br>Transmitter GDDR71_TX Waveforms. |
|               |         | Pinout Information                  | Updated the Pin Information Summary section. Added MachXO3L/LF-<br>9600C packages.  |
| May 2016      | 1.7     | DC and Switching<br>Characteristics | Updated Absolute Maximum Ratings section. Modified I/O Tri-state Volt-<br>age Applied and Dedicated Input Voltage Applied footnotes.  |
|               |         |                                     | Updated sysIO Recommended Operating Conditions section.<br>— Added standards.<br>— Added V <sub>REF</sub> (V)<br>— Added footnote 4.  |
|               |         |                                     | Updated sysIO Single-Ended DC Electrical Characteristics section.<br>Added I/O standards.   |
|               |         | Ordering Information                | Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.  |
|               |         |                                     | Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.   |

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.