
# E · ) Cattlee Semiconductor Corporation - <u>LCMXO3L-4300E-6MG324C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| 2000                           |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 540  |
| Number of Logic Elements/Cells | 4320   |
| Total RAM Bits                 | 94208  |
| Number of I/O                  | 268  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 324-VFBGA  |
| Supplier Device Package        | 324-CSFBGA (10x10)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-4300e-6mg324c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## MachXO3 Family Data Sheet Architecture

#### February 2017

Advance Data Sheet DS1047

### **Architecture Overview**

The MachXO3L/LF family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). All logic density devices in this family have sysCLOCK<sup>™</sup> PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figure 2-1 and Figure 2-2 show the block diagrams of the various family members.





Notes:

MachXO3L/LF-640 is similar to MachXO3L/LF-1300. MachXO3L/LF-640 has a lower LUT count.

MachXO3L devices have NVCM, MachXO3LF devices have Flash.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
   WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

| Function | Туре             | Signal Names   | Description  |
|----------|------------------|----------------|--|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4   |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4   |
| Input    | Multi-purpose    | M0/M1          | Multi-purpose input  |
| Input    | Control signal   | CE             | Clock enable   |
| Input    | Control signal   | LSR            | Local set/reset  |
| Input    | Control signal   | CLK            | System clock   |
| Input    | Inter-PFU signal | FCIN           | Fast carry in <sup>1</sup>   |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register outputs   |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX   |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice |
| Output   | Inter-PFU signal | FCO            | Fast carry out <sup>1</sup>  |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



#### Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

#### **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO3L/LF devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO3L/LF devices, please see TN1290, Memory Usage Guide for MachXO3 Devices.

#### Table 2-3. Number of Slices Required For Implementing Distributed RAM

|  | SPR 16x4 | PDPR 16x4 |  |  |  |  |
|--|----------|-----------|--|--|--|--|
| Number of slices   | 3        | 3         |  |  |  |  |
| Note: SPB = Single Port BAM, PDPB = Pseudo Dual Port BAM |          |           |  |  |  |  |

ote: SPR = Single Port RAM, PDPR = Pseudo Dual



## Output Gearbox

Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.

#### Table 2-10. Output Gearbox Signal List

| Name                       | I/O Type | Description                     |
|----------------------------|----------|---------------------------------|
| Q                          | Output   | High-speed data output          |
| D[7:0]                     | Input    | Low-speed data from device core |
| Video TX(7:1): D[6:0]      |          |                                 |
| GDDRX4(8:1): D[7:0]        |          |                                 |
| GDDRX2(4:1)(IOL-A): D[3:0] |          |                                 |
| GDDRX2(4:1)(IOL-C): D[7:4] |          |                                 |
| SCLK                       | Input    | Slow-speed system clock         |
| ECLK [1:0]                 | Input    | High-speed edge clock           |
| RST                        | Input    | Reset                           |

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-14 shows the output gearbox block diagram.



## Hot Socketing

The MachXO3L/LF devices have been carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO3L/LF ideal for many multiple power supply and hot-swap applications.

## **On-chip Oscillator**

Every MachXO3L/LF device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-13 lists all the available MCLK frequencies.

#### Table 2-13. Available MCLK Frequencies

| MCLK (MHz, Nominal) | MCLK (MHz, Nominal) | MCLK (MHz, Nominal) |
|---------------------|---------------------|---------------------|
| 2.08 (default)      | 9.17                | 33.25               |
| 2.46                | 10.23               | 38                  |
| 3.17                | 13.3                | 44.33               |
| 4.29                | 14.78               | 53.2                |
| 5.54                | 20.46               | 66.5                |
| 7                   | 26.6                | 88.67               |
| 8.31                | 29.56               | 133                 |



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1293, Using Hardened Control Functions in MachXO3 Devices

#### Figure 2-19. SPI Core Block Diagram



Table 2-15 describes the signals interfacing with the SPI cores.

Table 2-15. SPI Core Signal Description

| Signal Name | I/O | Master/Slave | Description   |  |
|-------------|-----|--------------|---|--|
| spi_csn[0]  | 0   | Master       | SPI master chip-select output   |  |
| spi_csn[17] | 0   | Master       | Additional SPI chip-select outputs (total up to eight slaves)   |  |
| spi_scsn    | I   | Slave        | SPI slave chip-select input   |  |
| spi_irq     | 0   | Master/Slave | Interrupt request   |  |
| spi_clk     | I/O | Master/Slave | SPI clock. Output in master mode. Input in slave mode.  |  |
| spi_miso    | I/O | Master/Slave | SPI data. Input in master mode. Output in slave mode.   |  |
| spi_mosi    | I/O | Master/Slave | SPI data. Output in master mode. Input in slave mode.   |  |
| sn          | I   | Slave        | Configuration Slave Chip Select (active low), dedicated for selecting the Con-<br>figuration Logic.   |  |
| cfg_stdby   | 0   | Master/Slave | Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab. |  |
| cfg_wake    | ο   | Master/Slave | Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.  |  |



#### Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

#### Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

| Port    | I/O | Description  |
|---------|-----|--|
| tc_clki | I   | Timer/Counter input clock signal   |
| tc_rstn | I   | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled   |
| tc_ic   | I   | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int  | 0   | Without WISHBONE – Can be used as overflow flag<br>With WISHBONE – Controlled by three IRQ registers   |
| tc_oc   | 0   | Timer counter output signal  |



For more details on these embedded functions, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

## **User Flash Memory (UFM)**

MachXO3LF devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I2C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

## **Standby Mode and Power Saving Options**

MachXO3L/LF devices are available in two options, the C and E devices. The C devices have a built-in voltage regulator to allow for 2.5 V V<sub>CC</sub> and 3.3 V V<sub>CC</sub> while the E devices operate at 1.2 V V<sub>CC</sub>.

MachXO3L/LF devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO3L/LF devices support a low power Stand-by mode.

In the stand-by mode the MachXO3L/LF devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO3L/LF devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



## **Configuration and Testing**

This section describes the configuration and testing features of the MachXO3L/LF family.

#### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO3L/LF devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with  $V_{CCIO}$  Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

#### **Device Configuration**

All MachXO3L/LF devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO3L/LF device:

- 1. Internal NVCM/Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1279, MachXO3 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO3L/ LF devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip NVCM/Flash, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



## MachXO3 Family Data Sheet DC and Switching Characteristics

#### February 2017

#### Advance Data Sheet DS1047

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

|   | MachXO3L/LF E (1.2 V) | MachXO3L/LF C (2.5 V/3.3 V) |
|---|-----------------------|-----------------------------|
| Supply Voltage V <sub>CC</sub>                | –0.5 V to 1.32 V      | 0.5 V to 3.75 V             |
| Output Supply Voltage V <sub>CCIO</sub>       | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| I/O Tri-state Voltage Applied <sup>4, 5</sup> | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| Dedicated Input Voltage Applied <sup>4</sup>  | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| Storage Temperature (Ambient)                 | –55 °C to 125 °C      | –55 °C to 125 °C            |
| Junction Temperature (T <sub>J</sub> )        | –40 °C to 125 °C      | –40 °C to 125 °C            |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20 ns.

5. The dual function  $I^2C$  pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

## **Recommended Operating Conditions**<sup>1</sup>

| Symbol                               | Parameter                                   | Min.  | Max.  | Units |
|--------------------------------------|---|-------|-------|-------|
| V <sub>CC</sub> <sup>1</sup>         | Core Supply Voltage for 1.2 V Devices       | 1.14  | 1.26  | V     |
|                                      | Core Supply Voltage for 2.5 V/3.3 V Devices | 2.375 | 3.465 | V     |
| V <sub>CCIO</sub> <sup>1, 2, 3</sup> | I/O Driver Supply Voltage                   | 1.14  | 3.465 | V     |
| t <sub>JCOM</sub>                    | Junction Temperature Commercial Operation   | 0     | 85    | °C    |
| t <sub>JIND</sub>                    | Junction Temperature Industrial Operation   | -40   | 100   | °C    |

1. Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V<sub>CCIO</sub> pins of unused I/O banks should be connected to the V<sub>CC</sub> power supply on boards.

### **Power Supply Ramp Rates**<sup>1</sup>

| Symbol            | Parameter                                       | Min. | Тур. | Max. | Units |
|-------------------|---|------|------|------|-------|
| t <sub>RAMP</sub> | Power supply ramp rates for all power supplies. | 0.01 |      | 100  | V/ms  |

1. Assumes monotonic ramp rates.

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### MIPI D-PHY Emulation

MachXO3L/LF devices can support MIPI D-PHY unidirectional HS (High Speed) and bidirectional LP (Low Power) inputs and outputs via emulation. In conjunction with external resistors High Speed IOs use the LVDS25E buffer and Low Power IOs use the LVCMOS buffers. The scheme shown in Figure 3-4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3-5 is one possible solution for MIPI D-PHY Transmitter implementation.

#### Figure 3-4. MIPI D-PHY Input Using External Resistors




Table 3-4. MIPI DC Conditions<sup>1</sup>

|                | Description  | Min. | Тур. | Max. | Units |
|----------------|--|------|------|------|-------|
| Receiver       |  | 1    | 1    | 1    |       |
| External Termi | nation   |      |      |      |       |
| RT             | 1% external resistor with VCCIO=2.5 V                |      | 50   |      | Ohms  |
|                | 1% external resistor with VCCIO=3.3 V                |      | 50   | _    | Ohms  |
| High Speed     |  |      |      |      |       |
| VCCIO          | VCCIO of the Bank with LVDS Emulated input<br>buffer | _    | 2.5  | _    | V     |
|                | VCCIO of the Bank with LVDS Emulated input<br>buffer | —    | 3.3  | —    | V     |
| VCMRX          | Common-mode voltage HS receive mode                  | 150  | 200  | 250  | mV    |
| VIDTH          | Differential input high threshold                    |      |      | 100  | mV    |
| VIDTL          | Differential input low threshold                     | -100 |      | —    | mV    |
| VIHHS          | Single-ended input high voltage                      |      |      | 300  | mV    |
| VILHS          | Single-ended input low voltage                       | 100  |      | —    | mV    |
| ZID            | Differential input impedance                         | 80   | 100  | 120  | Ohms  |



#### Table 3-5. MIPI D-PHY Output DC Conditions<sup>1</sup>

|                | Description   | Min. | Тур. | Max. | Units |
|----------------|---|------|------|------|-------|
| Transmitter    |   |      |      |      |       |
| External Termi | nation  |      |      |      |       |
| RL             | 1% external resistor with VCCIO = 2.5 V   |      | 50   | —    | Ohms  |
|                | 1% external resistor with VCCIO = 3.3 V   |      | 50   | —    |       |
| RH             | 1% external resistor with performance up to 800<br>Mbps or with performance up 900 Mbps when<br>VCCIO = 2.5 V | _    | 330  | —    | Ohms  |
|                | 1% external resistor with performance between 800 Mbps to 900 Mbps when VCCIO = 3.3 V                         | —    | 464  | _    | Ohms  |
| High Speed     |   |      | •    |      | •     |
| VCCIO          | VCCIO of the Bank with LVDS Emulated output<br>buffer   |      | 2.5  | _    | V     |
|                | VCCIO of the Bank with LVDS Emulated output<br>buffer   | _    | 3.3  | —    | V     |
| VCMTX          | HS transmit static common mode voltage  | 150  | 200  | 250  | mV    |
| VOD            | HS transmit differential voltage  | 140  | 200  | 270  | mV    |
| VOHHS          | HS output high voltage  |      | —    | 360  | V     |
| ZOS            | Single ended output impedance   |      | 50   | —    | Ohms  |
| ΔZOS           | Single ended output impedance mismatch  |      | _    | 10   | %     |
| Low Power      |   |      | •    |      | •     |
| VCCIO          | VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer   | _    | 1.2  | —    | V     |
| VOH            | Output high level   | 1.1  | 1.2  | 1.3  | V     |
| VOL            | Output low level  | -50  | 0    | 50   | mV    |
| ZOLP           | Output impedance of LP transmitter  | 110  |      | —    | Ohms  |

1. Over Recommended Operating Conditions



#### Figure 3-6. Receiver GDDR71\_RX. Waveforms



Figure 3-7. Transmitter GDDR71\_TX. Waveforms





## sysCLOCK PLL Timing

| Parameter                       | Descriptions                                   | Conditions                              | Min.   | Max.  | Units      |
|---------------------------------|--|---|--------|-------|------------|
| :<br>IN                         | Input Clock Frequency (CLKI, CLKFB)            |   | 7      | 400   | MHz        |
| OUT                             | Output Clock Frequency (CLKOP, CLKOS, CLKOS2)  |   | 1.5625 | 400   | MHz        |
| OUT2                            | Output Frequency (CLKOS3 cascaded from CLKOS2) |   | 0.0122 | 400   | MHz        |
| fvco                            | PLL VCO Frequency                              |   | 200    | 800   | MHz        |
| PFD                             | Phase Detector Input Frequency                 |   | 7      | 400   | MHz        |
| AC Characteri                   | istics   | •                                       |        |       |            |
| <sup>t</sup> dt                 | Output Clock Duty Cycle                        | Without duty trim selected <sup>3</sup> | 45     | 55    | %          |
| DT_TRIM <sup>7</sup>            | Edge Duty Trim Accuracy                        |   | -75    | 75    | %          |
| t <sub>PH</sub> <sup>4</sup>    | Output Phase Accuracy                          |   | -6     | 6     | %          |
|                                 | Outrout Clask Daviad Littar                    | f <sub>OUT</sub> > 100 MHz              | —      | 150   | ps p-p     |
|                                 | Output Clock Period Jitter                     | f <sub>OUT</sub> < 100 MHz              | —      | 0.007 | UIPP       |
|                                 | Output Cleak Cycle to avala littar             | f <sub>OUT</sub> > 100 MHz              | —      | 180   | ps p-p     |
|                                 | Output Clock Cycle-to-cycle Jitter             | f <sub>OUT</sub> < 100 MHz              | —      | 0.009 | UIPP       |
| 1.8                             | Output Clock Phase litter                      | f <sub>PFD</sub> > 100 MHz              | —      | 160   | ps p-p     |
| t <sub>opjit</sub> 1,8          | Output Clock Phase Jitter                      | f <sub>PFD</sub> < 100 MHz              | —      | 0.011 | UIPP       |
|                                 | Output Clock Pariod litter (Fractional N)      | f <sub>OUT</sub> > 100 MHz              | —      | 230   | ps p-p     |
|                                 | Output Clock Period Jitter (Fractional-N)      | f <sub>OUT</sub> < 100 MHz              | _      | 0.12  | UIPP       |
|                                 | Output Clock Cycle-to-cycle Jitter             | f <sub>OUT</sub> > 100 MHz              | —      | 230   | ps p-p     |
|                                 | (Fractional-N)                                 | f <sub>OUT</sub> < 100 MHz              |        | 0.12  | UIPP       |
| t <sub>SPO</sub>                | Static Phase Offset                            | Divider ratio = integer                 | -120   | 120   | ps         |
| tw                              | Output Clock Pulse Width                       | At 90% or 10% <sup>3</sup>              | 0.9    | _     | ns         |
| LOCK <sup>2, 5</sup>            | PLL Lock-in Time                               |   |        | 15    | ms         |
| UNLOCK                          | PLL Unlock Time                                |   |        | 50    | ns         |
|                                 | Innut Clask Davied Litter                      | f <sub>PFD</sub> ≥ 20 MHz               | —      | 1,000 | ps p-p     |
| <sup>t</sup> IPJIT <sup>6</sup> | Input Clock Period Jitter                      | f <sub>PFD</sub> < 20 MHz               | —      | 0.02  | UIPP       |
| thi                             | Input Clock High Time                          | 90% to 90%                              | 0.5    | —     | ns         |
| t <sub>LO</sub>                 | Input Clock Low Time                           | 10% to 10%                              | 0.5    | —     | ns         |
| STABLE <sup>5</sup>             | STANDBY High to PLL Stable                     |   | —      | 15    | ms         |
| RST                             | RST/RESETM Pulse Width                         |   | 1      | —     | ns         |
| RSTREC                          | RST Recovery Time                              |   | 1      | —     | ns         |
| RST_DIV                         | RESETC/D Pulse Width                           |   | 10     | —     | ns         |
| t <sub>RSTREC_DIV</sub>         | RESETC/D Recovery Time                         |   | 1      | _     | ns         |
| ROTATE-SETUP                    | PHASESTEP Setup Time                           |   | 10     |       | ns         |
| t <sub>ROTATE_WD</sub>          | PHASESTEP Pulse Width                          |   | 4      |       | VCO Cycles |

#### **Over Recommended Operating Conditions**

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after t<sub>LOCK</sub> for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide for more details.

5. At minimum  $\rm f_{PFD}$  As the  $\rm f_{PFD}$  increases the time will decrease to approximately 60% the value listed.

6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.

7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.

8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



## I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCL clock frequency |      | 400  | kHz   |

1. MachXO3L/LF supports the following modes:

• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)

• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)

2. Refer to the  $I^2C$  specification for timing requirements.

## SPI Port Timing Specifications<sup>1</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCK clock frequency | —    | 45   | MHz   |

1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

## **Switching Test Conditions**

Figure 3-9 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

#### Figure 3-9. Output Test Load, LVTTL and LVCMOS Standards



| Table 3-6. Test Fixture Required Components, | Non-Terminated Interfaces |
|--|---------------------------|
|--|---------------------------|

| Test Condition                                   | R1       | CL                        | Timing Ref.               | VT              |  |
|--|----------|---------------------------|---------------------------|-----------------|--|
|  |          |                           | LVTTL, LVCMOS 3.3 = 1.5 V | —               |  |
|  |          | LVCMOS 2.5 = $V_{CCIO}/2$ |                           |                 |  |
| LVTTL and LVCMOS settings (L -> H, H -> L)       | $\infty$ | 0pF                       | LVCMOS 1.8 = $V_{CCIO}/2$ | _               |  |
|  |          | LVCMOS 1.5 = $V_{CCIO}/2$ |                           |                 |  |
|  |          |                           | LVCMOS 1.2 = $V_{CCIO}/2$ | _               |  |
| LVTTL and LVCMOS 3.3 (Z -> H)                    |          |                           | 1.5                       | V <sub>OL</sub> |  |
| LVTTL and LVCMOS 3.3 (Z -> L)                    |          | 0pF                       | 1.5                       | V <sub>OH</sub> |  |
| Other LVCMOS (Z -> H)                            | 188      |                           | V <sub>CCIO</sub> /2      | V <sub>OL</sub> |  |
| Other LVCMOS (Z -> L)<br>LVTTL + LVCMOS (H -> Z) | 100      |                           | V <sub>CCIO</sub> /2      | V <sub>OH</sub> |  |
|  |          |                           | V <sub>OH</sub> - 0.15    | V <sub>OL</sub> |  |
| LVTTL + LVCMOS (L -> Z)                          | 7        |                           | V <sub>OL</sub> - 0.15    | V <sub>OH</sub> |  |

Note: Output test conditions for all other interfaces are determined by the respective standards.



## MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

## MachXO3 Part Number Description



## **Ordering Information**

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|----------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-640E-5MG121C | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-6MG121C | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-5MG121I | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-640E-6MG121I | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-1300E-5UWG36CTR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36ITR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5MG121C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-6MG121C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-5MG1211     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-6MG121I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-5MG256C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-6MG256C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-5MG256I     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300E-6MG256I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300C-5BG256C     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-6BG256C     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-5BG256I     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-1300C-6BG256I     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-2100E-5UWG49CTR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49ITR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5MG121C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-6MG121C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-5MG121I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-6MG121I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-5MG256C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-6MG256C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-5MG256I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-6MG256I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-5MG324C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-6MG324C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-5MG324I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |



| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-2100E-6MG324I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-2100C-5BG256C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | СОМ   |
| LCMXO3L-2100C-6BG256C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-2100C-5BG256I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-2100C-6BG256I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-2100C-5BG324C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-2100C-6BG324C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-2100C-5BG324I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-2100C-6BG324I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
|                           |      |                |       |                     |       |       |
| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
| LCMXO3L-4300E-5UWG81CTR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81CTR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81CTR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81ITR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5UWG81ITR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5UWG81ITR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5MG121C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-4300E-6MG121C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-4300E-5MG121I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-4300E-6MG121I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-4300E-5MG256C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-4300E-6MG256C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-4300E-5MG256I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-4300E-6MG256I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-4300E-5MG324C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-4300E-6MG324C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-4300E-5MG324I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-4300E-6MG324I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-4300C-5BG256C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-4300C-6BG256C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-4300C-5BG256I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-4300C-6BG256I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-4300C-5BG324C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-4300C-6BG324C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | СОМ   |
| LCMXO3L-4300C-5BG324I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-4300C-6BG324I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-4300C-5BG400C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | СОМ   |
| LCMXO3L-4300C-6BG400C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | СОМ   |
| LCMXO3L-4300C-5BG400I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3L-4300C-6BG400I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | IND   |



| Part Number            | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3LF-6900E-5MG256C | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-6900E-6MG256C | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-6900E-5MG256I | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-6900E-6MG256I | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-6900E-5MG324C | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3LF-6900E-6MG324C | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3LF-6900E-5MG324I | 6900 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3LF-6900E-6MG324I | 6900 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3LF-6900C-5BG256C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-6900C-6BG256C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-6900C-5BG256I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-6900C-6BG256I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-6900C-5BG324C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-6900C-6BG324C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3LF-6900C-5BG324I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3LF-6900C-6BG324I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3LF-6900C-5BG400C | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-6900C-6BG400C | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-6900C-5BG400I | 6900 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3LF-6900C-6BG400I | 6900 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | IND   |
|                        |      |                |       |                     |       |       |
| Part Number            | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
| LCMXO3LF-9400E-5MG256C | 9400 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-9400E-6MG256C | 9400 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3LF-9400E-5MG256I | 9400 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-9400E-6MG256I | 9400 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3LF-9400C-5BG256C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-9400C-6BG256C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3LF-9400C-5BG256I | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-9400C-6BG256I | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3LF-9400C-5BG400C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-9400C-6BG400C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 400   | COM   |
| LCMXO3LF-9400C-5BG400I | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3LF-9400C-6BG400I | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3LF-9400C-5BG484C | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 484   | COM   |
| LCMXO3LF-9400C-6BG484C | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 484   | COM   |
| LCMXO3LF-9400C-5BG484I | 9400 | 2.5 V/3.3 V    | 5     | Halogen-Free caBGA  | 484   | IND   |
| LCMXO3LF-9400C-6BG484I | 9400 | 2.5 V/3.3 V    | 6     | Halogen-Free caBGA  | 484   | IND   |



| Date           | Version | Section                             | Change Summary  |
|----------------|---------|-------------------------------------|---|
| September 2015 | 1.5     | DC and Switching<br>Characteristics | Updated the MIPI D-PHY Emulation section. Revised Table 3-5, MIPI D-<br>PHY Output DC Conditions.<br>— Revised RL Typ. value.<br>— Revised RH description and values. |
|                |         |                                     | Updated the Maximum sysIO Buffer Performance section. Revised MIPI Max. Speed value.  |
|                |         |                                     | Updated the MachXO3L/LF External Switching Characteristics – C/E Devices section. Added footnotes 14 and 15.  |
| August 2015    | 1.4     | Architecture                        | Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.   |
|                |         | Ordering Information                | Updated the top side markings section to indicate the use of LMXO3LF for the LCMXO3LF device.   |
| March 2015     | 1.3     | All                                 | General update. Added MachXO3LF devices.  |
| October 2014   | 1.2     | Introduction                        | Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L-<br>2100 and XO3L-4300 IO for 324-ball csfBGA package.   |
|                |         | Architecture                        | Updated the Dual Boot section. Corrected information on where the pri-<br>mary bitstream and the golden image must reside.  |
|                |         | Pinout Information                  | Updated the Pin Information Summary section.  |
|                |         |                                     | Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.  |
|                |         |                                     | Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.   |
|                |         |                                     | Removed DQS Groups (Bank 1) section.  |
|                |         |                                     | Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L-<br>2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.  |
|                |         |                                     | Changed GND values for MachXO3L-1300, MachXO3L-2100,<br>MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.   |
|                |         |                                     | Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSF-<br>BGA 324 package.  |
|                |         | DC and Switching<br>Characteristics | Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.  |
|                |         |                                     | Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.   |
|                |         |                                     | Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.  |
| July 2014      | 1.1     | DC and Switching<br>Characteristics | Updated the Static Supply Current – C/E Devices section. Added devices.   |
|                |         |                                     | Updated the Programming and Erase Supply Current – C/E Device section. Added devices.   |
|                |         |                                     | Updated the sysIO Single-Ended DC Electrical Characteristics section.<br>Revised footnote 4.  |
|                |         |                                     | Added the NVCM Download Time section.   |
|                |         |                                     | Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.   |
|                |         | Pinout Information                  | Updated the Pin Information Summary section.  |
|                |         | Ordering Information                | Updated the MachXO3L Part Number Description section. Added pack-<br>ages.  |
|                |         |                                     | Updated the Ordering Information section. General update.   |