# Evit Eatlice Semiconductor Corporation - <u>LCMXO3L-6900C-5BG400C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	858
Number of Logic Elements/Cells	6864
Total RAM Bits	245760
Number of I/O	335
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	400-LFBGA
Supplier Device Package	400-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-6900c-5bg400c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
   WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out <sup>1</sup>

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



## Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

## Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

## **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

## **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO3L/LF devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO3L/LF devices, please see TN1290, Memory Usage Guide for MachXO3 Devices.

### Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR 16x4	PDPR 16x4			
Number of slices	3	3			
Note: SPB = Single Port RAM_PDPB = Pseudo Dual Port RAM					

ote: SPR = Single Port RAM, PDPR = Pseudo Dual



### Figure 2-5. Primary Clocks for MachXO3L/LF Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{I,OCK}$  parameter has been satisfied.

The MachXO3L/LF also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO3L/LF PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t<sub>LOCK</sub> parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.



### Figure 2-7. PLL Diagram

Table 2-4 provides signal descriptions of the PLL block.

Table 2-4	. PLL	Signal	Descriptions
-----------	-------	--------	--------------

Port Name	I/O	Description
CLKI	Ι	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	Ι	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	Ι	Dynamic Phase step – toggle shifts VCO phase adjust by one step.



### Table 2-4. PLL Signal Descriptions (Continued)

Port Name	I/O	Description
CLKOP	0	Primary PLL output clock (with phase shift adjustment)
CLKOS	0	Secondary PLL output clock (with phase shift adjust)
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed- back signals.
DPHSRC	0	Dynamic Phase source – ports or WISHBONE is active
STDBY	I	Standby signal to power down the PLL
RST	I	PLL reset without resetting the M-divider. Active high reset.
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.
RESETD	I	Reset for CLKOS3 output divider only. Active high reset.
ENCLKOP	I	Enable PLL output CLKOP
ENCLKOS	I	Enable PLL output CLKOS when port is active
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active
PLLCLK	I	PLL data bus clock input signal
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.
PLLSTB	I	PLL data bus strobe signal
PLLWE	I	PLL data bus write enable signal
PLLADDR [4:0]	I	PLL data bus address
PLLDATI [7:0]	I	PLL data bus data input
PLLDATO [7:0]	0	PLL data bus data output
PLLACK	0	PLL data bus acknowledge signal

# sysMEM Embedded Block RAM Memory

The MachXO3L/LF devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

# Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



## Figure 2-13. Input Gearbox



More information on the input gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



For more details on these embedded functions, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

# **User Flash Memory (UFM)**

MachXO3LF devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I2C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

# **Standby Mode and Power Saving Options**

MachXO3L/LF devices are available in two options, the C and E devices. The C devices have a built-in voltage regulator to allow for 2.5 V V<sub>CC</sub> and 3.3 V V<sub>CC</sub> while the E devices operate at 1.2 V V<sub>CC</sub>.

MachXO3L/LF devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO3L/LF devices support a low power Stand-by mode.

In the stand-by mode the MachXO3L/LF devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO3L/LF devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



# sysIO Single-Ended DC Electrical Characteristics<sup>1, 2</sup>

Input/Output	V <sub>IL</sub>		V <sub>IH</sub>		Voi Max.	Vou Min.	lo, Max,⁴	ו <sub>סם</sub> Max.⁴	
Standard	Min. (V) <sup>3</sup>	Max. (V)	Min. (V)	Max. (V)	(V)	(V)	(mA)	(mA)	
					0.4 V <sub>CCIO</sub> - 0.4		4	-4	
			2.0	3.6			8	-8	
	-0.3	0.8				VCCIO - 0.4	12	-12	
							16	-16	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
							4	-4	
					0.4	V 0.4	8	-8	
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	VCCIO - 0.4	12	-12	
							16	-16	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
					3.6 0.4		4	-4	
LVCMOS 1.8	-0.3	0.251/	0.65V <sub>CCIO</sub>	CIO 3.6		V <sub>CCIO</sub> - 0.4	8	-8	
		0.35 V CCIO					12	-12	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6	0.4	V 0.4	4	-4	
LVCMOS 1.5						VCCIO - 0.4	8	-8	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
	-0.3					0.4	V 0.4	4	-2
LVCMOS 1.2		0.3 0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6	3.6	VCCIO - 0.4	8	-6	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
LVCMOS25R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA	
LVCMOS18R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA	
LVCMOS18R25	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA	
LVCMOS15R33	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA	
LVCMOS15R25	-0.3	VREF-0.1	VREF+0.1	3.6	NA	NA	NA	NA	
LVCMOS12R33	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	24, 16, 12, 8, 4	NA Open Drain	
LVCMOS12R25	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	16, 12, 8, 4	NA Open Drain	
LVCMOS10R33	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open 24, 16, Drain 8, 4		NA Open Drain	
LVCMOS10R25	-0.3	VREF-0.1	VREF+0.1	3.6	0.40	NA Open Drain	16, 12, 8, 4	NA Open Drain	

 MachXO3L/LF devices allow LVCMOS inputs to be placed in I/O banks where V<sub>CCIO</sub> is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO3L/LF devices do not meet the relevant JEDEC specification are documented in the table below.

2. MachXO3L/LF devices allow for LVCMOS referenced I/Os which follow applicable JEDEC specifications. For more details about mixed mode operation please refer to please refer to TN1280, MachXO3 sysIO Usage Guide.

3. The dual function I<sup>2</sup>C pins SCL and SDA are limited to a  $V_{IL}$  min of -0.25 V or to -0.3 V with a duration of <10 ns.

4. For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive VCCIO or GND pad connections, or between the last VCCIO or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n \* 8 mA. "n" is the number of I/O pads between the two consecutive bank VCCIO or GND connections or between the last VCCIO and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.



## BLVDS

The MachXO3L/LF family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

## Figure 3-2. BLVDS Multi-point Output Example



### Table 3-2. BLVDS DC Conditions<sup>1</sup>

Over Recommended	Operating	Conditions
	operating	oonantions

		Nor	Nominal			
Symbol	Description	Zo = 45	Zo = 90	Units		
Z <sub>OUT</sub>	Output impedance	20	20	Ohms		
R <sub>S</sub>	Driver series resistance	80	80	Ohms		
R <sub>TLEFT</sub>	Left end termination	45	90	Ohms		
R <sub>TRIGHT</sub>	Right end termination	45	90	Ohms		
V <sub>OH</sub>	Output high voltage	1.376	1.480	V		
V <sub>OL</sub>	Output low voltage	1.124	1.020	V		
V <sub>OD</sub>	Output differential voltage	0.253	0.459	V		
V <sub>CM</sub>	Output common mode voltage	1.250	1.250	V		
I <sub>DC</sub>	DC output current	11.236	10.204	mA		

1. For input buffer, see LVDS table.



# Typical Building Block Function Performance – C/E Devices<sup>1</sup>

## Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	–6 Timing	Units
Basic Functions		
16-bit decoder	8.9	ns
4:1 MUX	7.5	ns
16:1 MUX	8.3	ns

## **Register-to-Register Performance**

Function	–6 Timing	Units
Basic Functions		
16:1 MUX	412	MHz
16-bit adder	297	MHz
16-bit counter	324	MHz
64-bit counter	161	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	500	MHz

 The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

# **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



# MachXO3L/LF External Switching Characteristics – C/E Devices<sup>1, 2, 3, 4, 5, 6, 10</sup>

			-6		-5		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Clocks							
Primary Clocks							-
f <sub>MAX_PRI</sub> <sup>7</sup>	Frequency for Primary Clock Tree	All MachXO3L/LF devices	_	388	_	323	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO3L/LF devices	0.5		0.6		ns
		MachXO3L/LF-1300		867	_	897	ps
		MachXO3L/LF-2100		867		897	ps
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	MachXO3L/LF-4300	_	865	_	892	ps
		MachXO3L/LF-6900	_	902	_	942	ps
		MachXO3L/LF-9400	_	908	_	950	ps
Edge Clock							
f <sub>MAX_EDGE</sub> <sup>7</sup>	Frequency for Edge Clock	MachXO3L/LF		400	_	333	MHz
Pin-LUT-Pin	Propagation Delay						
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO3L/LF devices		6.72		6.96	ns
General I/O	Pin Parameters (Using Primary Clock with	out PLL)					
		MachXO3L/LF-1300	—	7.46	—	7.66	ns
	Clock to Output - PIO Output Register	MachXO3L/LF-2100	_	7.46	_	7.66	ns
t <sub>co</sub>		MachXO3L/LF-4300	_	7.51		7.71	ns
		MachXO3L/LF-6900	_	7.54		7.75	ns
		MachXO3L/LF-9400	_	7.53		7.83	ns
	Clock to Data Setup - PIO Input Register	MachXO3L/LF-1300	-0.20	_	-0.20		ns
		MachXO3L/LF-2100	-0.20	_	-0.20		ns
t <sub>SU</sub>		MachXO3L/LF-4300	-0.23	_	-0.23		ns
		MachXO3L/LF-6900	-0.23		-0.23		ns
		MachXO3L/LF-9400	-0.24		-0.24		ns
		MachXO3L/LF-1300	1.89		2.13		ns
		MachXO3L/LF-2100	1.89	_	2.13		ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.94	_	2.18		ns
		MachXO3L/LF-6900	1.98	_	2.23		ns
		MachXO3L/LF-9400	1.99	_	2.24		ns
		MachXO3L/LF-1300	1.61	_	1.76		ns
		MachXO3L/LF-2100	1.61	_	1.76		ns
t <sub>SU DEL</sub>	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	1.66	_	1.81		ns
	with Data input Delay	MachXO3L/LF-6900	1.53	_	1.67		ns
		MachXO3L/LF-9400	1.65	_	1.80		ns
		MachXO3L/LF-1300	-0.23	_	-0.23		ns
		MachXO3L/LF-2100	-0.23	—	-0.23	_	ns
<sup>t</sup> H DEL	Clock to Data Hold - PIO Input Register with	MachXO3L/LF-4300	-0.25	_	-0.25	_	ns
	Input Data Delay	MachXO3L/LF-6900	-0.21	_	-0.21	_	ns
		MachXO3L/LF-9400	-0.24	_	-0.24	_	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All MachXO3L/LF devices	—	388	—	323	MHz

## Over Recommended Operating Conditions



# DC and Switching Characteristics MachXO3 Family Data Sheet

Parameter         Description         Device         Min.         Max.         Max.         Max.         Max.           General VO Pin Parameters (Using Edge Clock without PLL)				_	-6		-5	
General I/O Pin Parameters (Using Edge Clock without PLL)         7.53         7.76         ns           t <sub>COE</sub> Clock to Output - PIO Output Register         MachXO3/LF-1300         -         7.53         -         7.76         ns           MachXO3/LF-2100         -         7.53         -         7.76         ns           MachXO3/LF-4400         -         8.93         -         9.35         ns           MachXO3/LF-1300         -0.19         -         -0.19         -         ns           MachXO3/LF-2100         -0.19         -         -0.19         -         ns           MachXO3/LF-2100         -0.19         -         -         ns           MachXO3/LF-9400         -0.019         -         -0.19         -         ns           MachXO3/LF-2100         -0.19         -         -         ns           MachXO3/LF-9400         -0.20         -         ns         MachXO3/LF-9400         -         2.24         -         ns           t <sub>HE</sub> Clock to Data Hold - PIO Input Register         MachXO3/LF-9400         1.97         -         2.24         -         ns           MachXO3/LF-9400         1.97         -         2.24         -         ns	Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
tcoe         Clock to Output - PIO Output Register         MachXO3L/LF-1300          7.53          7.76         ns           MachXO3L/LF-2100          7.53          7.76         ns           MachXO3L/LF-2100          7.53          7.76         ns           MachXO3L/LF-9400          8.93          7.76         ns           MachXO3L/LF-9400          8.93          9.35         ns           MachXO3L/LF-9400          0.19          0.19          ns           MachXO3L/LF-9400          0.19          0.19          ns           MachXO3L/LF-9400         -0.16          ns         MachXO3L/LF-9400         -0.19          ns           MachXO3L/LF-9400         -0.17          0.18          ns         MachXO3L/LF-9400         -1.224          ns           MachXO3L/LF-9400         1.97          2.24          ns           MachXO3L/LF-9400         1.97         -         2.24          ns           MachXO3L/LF-9400	General I/O Pin Parameters (Using Edge Clock without PLL)							
MachXO3L/LF-2100          7.53          7.76         ns           MachXO3L/LF-4300          7.45          7.68         ns           MachXO3L/LF-4300          7.53          7.76         ns           MachXO3L/LF-4300          8.93          7.76         ns           MachXO3L/LF-100         -0.19          7.53          7.76         ns           MachXO3L/LF-100         -0.19          0.19          1.93          ns           MachXO3L/LF-2000         -0.19          0.16         -         0.16         -         0.16         -         ns           MachXO3L/LF-3000         -0.10          ns         MachXO3L/LF-4300         -0.17          1.81         -         ns           MachXO3L/LF-4300         1.97          2.24          ns         MachXO3L/LF-4300         1.97         -         2.24          ns           MachXO3L/LF-4300         1.97          2.24          ns         MachXO3L/LF-4300         1.97         -         2.24			MachXO3L/LF-1300	_	7.53	_	7.76	ns
CODE         Clock to Output - PIO Output Register         MachXO3L/LF-4300          7.45          7.68         ns           MachXO3L/LF-9400          7.53          7.76         ns           MachXO3L/LF-9400          8.93          9.35         ns           MachXO3L/LF-9400          8.93          9.35         ns           MachXO3L/LF-9400         -0.19          -0.19          ns           MachXO3L/LF-9300         -0.16          -0.16          ns           MachXO3L/LF-9400         -0.20          ns         MachXO3L/LF-9400         -0.20          ns           MachXO3L/LF-9400         -0.20          ns         MachXO3L/LF-9400         -2.24          ns           MachXO3L/LF-9400         1.97          2.24          ns           MachXO3L/LF-9400         1.97          2.24          ns           MachXO3L/LF-9400         1.97          2.24          ns           MachXO3L/LF-9400         1.97          2.24 <td></td> <td></td> <td>MachXO3L/LF-2100</td> <td></td> <td>7.53</td> <td>—</td> <td>7.76</td> <td>ns</td>			MachXO3L/LF-2100		7.53	—	7.76	ns
MachXO3L/LF-6900          7.53          7.76         ns           MachXO3L/LF-9400          8.93          9.35         ns           MachXO3L/LF-1300          1.91          1.9.35         ns           MachXO3L/LF-1300         -0.19          1.91          ns           MachXO3L/LF-1300         -0.19          1.91          ns           MachXO3L/LF-4000         -0.19          1.91          ns           MachXO3L/LF-4000         -0.19          -0.19          ns           MachXO3L/LF-4000         -0.20          -0.20          ns           MachXO3L/LF-4000         1.97          2.24          ns           MachXO3L/LF-2100         1.88          2.25          ns           MachXO3L/LF-4300         1.97          2.24          ns           MachXO3L/LF-4300         1.98          2.25          ns           MachXO3L/LF-4300         1.96         -         1.69          ns     <	t <sub>COE</sub>	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	7.45	_	7.68	ns
MachXO3L/LF-9400         -         8.93         -         9.35         ns           tsuE         Clock to Data Setup - PIO Input Register         MachXO3L/LF-1300         -0.19         -         -0.19         -         ns           MachXO3L/LF-2100         -0.19         -         -0.19         -         ns           MachXO3L/LF-2400         -0.19         -         -0.19         -         ns           MachXO3L/LF-9400         -0.20         -         -0.19         -         ns           MachXO3L/LF-9400         -0.20         -         -0.20         -         ns           MachXO3L/LF-9400         -0.20         -         -0.20         -         ns           MachXO3L/LF-9400         1.97         -         2.24         -         ns           MachXO3L/LF-9400         1.88         -         2.16         -         ns           MachXO3L/LF-9400         1.88         -         2.24         -         ns           MachXO3L/LF-9400         1.88         -         1.89         -         ns           MachXO3L/LF-9400         1.98         -         2.24         -         ns           MachXO3L/LF-9400         1.56         -			MachXO3L/LF-6900	—	7.53	_	7.76	ns
$t_{SUE} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			MachXO3L/LF-9400	—	8.93	—	9.35	ns
tsue         Clock to Data Setup - PIO Input Register         MachXO3L/LF-2100         -0.19          0.19          ns           MachXO3L/LF-6300         -0.16          -0.16          ns           MachXO3L/LF-6900         -0.19          -0.19          ns           MachXO3L/LF-9400         -0.20          -0.20          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-2100         1.97			MachXO3L/LF-1300	-0.19		-0.19		ns
tsue         Clock to Data Setup - PIO Input Register         MachXO3L/LF-4300         -0.16          -0.16          ns           MachXO3L/LF-900         -0.19          -0.19          ns           MachXO3L/LF-900         -0.20          -0.20          ns           MachXO3L/LF-900         1.97          2.24          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-900         1.97          2.24          ns           MachXO3L/LF-900         1.97          2.24          ns           MachXO3L/LF-900         1.97          2.24          ns           MachXO3L/LF-900         1.98          2.24          ns           MachXO3L/LF-900         1.98          2.24          ns           MachXO3L/LF-900         1.98          2.24			MachXO3L/LF-2100	-0.19	_	-0.19	_	ns
MachXO3L/LF-6900         -0.19         -         -0.19         -         ns           MachXO3L/LF-9400         -0.20         -         -0.20         -         ns           MachXO3L/LF-9400         -0.20         -         -0.20         -         ns           MachXO3L/LF-1300         1.97         -         2.24         -         ns           MachXO3L/LF-2100         1.97         -         2.24         -         ns           MachXO3L/LF-2100         1.97         -         2.24         -         ns           MachXO3L/LF-6900         1.97         -         2.24         -         ns           MachXO3L/LF-6900         1.98         -         2.25         -         ns           MachXO3L/LF-9400         1.56         -         1.69         -         ns           MachXO3L/LF-9400         1.56         -         1.69         -         ns           MachXO3L/LF-9400         1.71         -         1.88         -         ns           MachXO3L/LF-9400         1.71         -         1.85         -         ns           MachXO3L/LF-9400         -0.23         -         -0.23         -         ns	t <sub>SUE</sub>	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.16	—	-0.16	—	ns
MachXO3L/LF-9400         -0.20          -0.20          ns           MachXO3L/LF-9400         1.97          2.24          ns           MachXO3L/LF-1300         1.97          2.24          ns           MachXO3L/LF-2100         1.97          2.24          ns           MachXO3L/LF-4300         1.89          2.16          ns           MachXO3L/LF-900         1.97          2.24          ns           MachXO3L/LF-9400         1.98          2.25          ns           MachXO3L/LF-9400         1.98          2.25          ns           MachXO3L/LF-9400         1.56          1.69          ns           MachXO3L/LF-9400         1.74          1.88          ns           MachXO3L/LF-9400         1.74          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns			MachXO3L/LF-6900	-0.19		-0.19		ns
$t_{HE} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Hold - PIO Input Register} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Setup - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Input Delay} = t_{Clock to Data Input I$			MachXO3L/LF-9400	-0.20		-0.20		ns
the         Clock to Data Hold - PIO Input Register         MachXO3L/LF-2100         1.97         —         2.24         —         ns           MachXO3L/LF-4300         1.89         —         2.16         —         ns           MachXO3L/LF-6900         1.97         —         2.24         —         ns           MachXO3L/LF-6900         1.97         —         2.24         —         ns           MachXO3L/LF-9400         1.98         —         2.25         —         ns           MachXO3L/LF-9400         1.96         —         1.69         —         ns           MachXO3L/LF-1300         1.56         —         1.69         —         ns           MachXO3L/LF-2100         1.56         —         1.88         —         ns           MachXO3L/LF-9400         1.71         —         1.88         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         -0.23         —         0.23         —         0.23         —         ns           MachXO3L/LF-9400         -0.030 <td></td> <td></td> <td>MachXO3L/LF-1300</td> <td>1.97</td> <td></td> <td>2.24</td> <td></td> <td>ns</td>			MachXO3L/LF-1300	1.97		2.24		ns
t_HE         Clock to Data Hold - PIO Input Register         MachXO3L/LF-4300         1.89         —         2.16         —         ns           MachXO3L/LF-6900         1.97         —         2.24         —         ns           MachXO3L/LF-9400         1.98         —         2.25         —         ns           MachXO3L/LF-9400         1.98         —         2.25         —         ns           MachXO3L/LF-9400         1.96         —         1.69         —         ns           MachXO3L/LF-1300         1.56         —         1.69         —         ns           MachXO3L/LF-2100         1.56         —         1.69         —         ns           MachXO3L/LF-2100         1.56         —         1.88         —         ns           MachXO3L/LF-9400         1.71         —         1.88         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         -0.23         —         -0.23         —         ns           MachXO3L/LF-9400         -0.030         -         -0.30			MachXO3L/LF-2100	1.97		2.24		ns
MachXO3L/LF-6900         1.97          2.24          ns           MachXO3L/LF-9400         1.98          2.25          ns           MachXO3L/LF-9400         1.98          2.25          ns           MachXO3L/LF-9400         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-4300         1.74          1.88          ns           MachXO3L/LF-9400         1.66          1.81          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         -0.23          -0.23          ns           MachXO3L/LF-1300         -0.34          ns         MachXO3L/LF-9400         -0.30          ns           MachXO3L/LF-9400         -0.30	t <sub>HE</sub>	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.89		2.16		ns
MachXO3L/LF-9400         1.98          2.25          ns           MachXO3L/LF-9400         1.56          1.69          ns           MachXO3L/LF-1300         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-9400         1.74          1.88          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         -0.23          -0.23          ns           MachXO3L/LF-9400         -0.23          -0.23          ns           MachXO3L/LF-9400         -0.34          -         ns           MachXO3L/LF-9400         -0.30          -         ns           MachXO3L/LF-9400			MachXO3L/LF-6900	1.97		2.24		ns
tsu_DELE         Clock to Data Setup - PIO Input Register with Data Input Delay         MachXO3L/LF-1300         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-4300         1.74          1.88          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-1300         -0.23          -0.23          ns           MachXO3L/LF-1300         -0.34          -0.34          ns           MachXO3L/LF-9400         -0.30          -0.30          ns           MachXO3L/LF-9400         -0.30          -0.30          ns           MachXO3L/LF-9400         -0.30          -0.30          ns           MachXO3L/LF-9400			MachXO3L/LF-9400	1.98		2.25		ns
tsu_DELE         Clock to Data Setup - PIO Input Register with Data Input Delay         MachXO3L/LF-2100         1.56          1.69          ns           MachXO3L/LF-4300         1.74          1.88          ns           MachXO3L/LF-6900         1.66          1.81          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-9400         -0.23          -0.23          ns           MachXO3L/LF-2100         -0.23          -0.23          ns           MachXO3L/LF-2100         -0.34          ns          ns           MachXO3L/LF-900         -0.30           ns            MachXO3L/LF-900         -0.30           ns            MachXO3L/LF-900          5.98          6.01         ns           MachXO3L/LF-1300         -		Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-1300	1.56		1.69		ns
tsu_DELE         Clock to Data Setup - PIO Input Register with Data Input Delay         MachXO3L/LF-4300         1.74         —         1.88         —         ns           MachXO3L/LF-6900         1.66         —         1.81         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-1300         -0.23         —         -0.23         —         ns           MachXO3L/LF-2100         -0.34         —         -0.34         —         ns           MachXO3L/LF-9400         -0.30         —         -0.30         —         ns           MachXO3L/LF-9400         -0.30         —         -0.30         —         ns           MachXO3L/LF-9400         -         5.98         —         6.01         ns           MachXO3L/LF-2100         -			MachXO3L/LF-2100	1.56		1.69		ns
Mini Data Input Delay         MachXO3L/LF-6900         1.66         —         1.81         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-9400         1.71         —         1.85         —         ns           MachXO3L/LF-1300         -0.23         —         -0.23         —         ns           MachXO3L/LF-1300         -0.23         —         -0.23         —         ns           MachXO3L/LF-1300         -0.23         —         -0.23         —         ns           MachXO3L/LF-1300         -0.24         —         -0.23         —         ns           MachXO3L/LF-9400         -0.34         —         -0.34         —         ns           MachXO3L/LF-9400         -0.30         —         -0.30         —         ns           MachXO3L/LF-9400         -0.30         —         -0.30         —         ns           MachXO3L/LF-9400         -0.30         —         -0.30         —         ns           MachXO3L/LF-9400         -         5.98         —         6.01         ns           MachXO3L/LF-1300         -         5.99         -         6.02	t <sub>SU DELE</sub>		MachXO3L/LF-4300	1.74		1.88		ns
MachXO3L/LF-9400         1.71          1.85          ns           MachXO3L/LF-1300         -0.23          -0.23          ns           MachXO3L/LF-1300         -0.23          -0.23          ns           MachXO3L/LF-1300         -0.23          -0.23          ns           MachXO3L/LF-2100         -0.23          -0.23          ns           MachXO3L/LF-2100         -0.23          -0.23          ns           MachXO3L/LF-4300         -0.34          -0.34          ns           MachXO3L/LF-6900         -0.29          -0.29          ns           MachXO3L/LF-9400         -0.30          ns         ns           MachXO3L/LF-9400         -0.30          ns         ns           MachXO3L/LF-9400          5.98          6.01         ns           MachXO3L/LF-1300          5.99          6.02         ns           MachXO3L/LF-6900          5.55          6.13         ns           MachXO3L/L	00_0		MachXO3L/LF-6900	1.66		1.81		ns
tH_DELE         MachXO3L/LF-1300         -0.23         -         -         ns           MachXO3L/LF-2100         -0.23         -         -0.23         -         ns           MachXO3L/LF-2100         -0.23         -         -0.23         -         ns           MachXO3L/LF-2100         -0.23         -         -0.23         -         ns           MachXO3L/LF-2100         -0.24         -         -0.34         -         ns           MachXO3L/LF-6900         -0.29         -         -0.29         -         ns           MachXO3L/LF-9400         -0.30         -         -         ns           MachXO3L/LF-9400         -0.30         -         -         ns           MachXO3L/LF-9400         -0.30         -         ns           MachXO3L/LF-1300         -         5.98         -         6.01         ns           MachXO3L/LF-2100         -         5.98         -         6.01         ns           MachXO3L/LF-4300         -         5.99         -         6.02         ns           MachXO3L/LF-6900         -         5.55         -         6.13         ns           MachXO3L/LF-2100         0.36         -         0			MachXO3L/LF-9400	1.71		1.85		ns
tH_DELE         Clock to Data Hold - PIO Input Register with Input Data Delay         MachXO3L/LF-2100         -0.23           ns           MachXO3L/LF-4300         -0.34          -0.34          ns           MachXO3L/LF-4300         -0.29          -0.29          ns           MachXO3L/LF-6900         -0.29          -0.30          ns           MachXO3L/LF-9400         -0.30          -0.30          ns           General I/O Pin Parameters (Using Primary Clock with PLL)          5.98          6.01         ns           MachXO3L/LF-1300          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-4300          5.99          6.02         ns           MachXO3L/LF-6900          6.02          6.06         ns           MachXO3L/LF-9400          5.55          6.13         ns           MachXO3L/LF-2100         0.36          0.36          ns		Clock to Data Hold - PIO Input Register with	MachXO3L/LF-1300	-0.23		-0.23		ns
t <sub>H_DELE</sub> Clock to Data Hold - PIO Input Register with Input Data Delay         MachXO3L/LF-4300         -0.34         -         -0.34         -         ns           MachXO3L/LF-6900         -0.29         -         -0.29         -         ns           MachXO3L/LF-9400         -0.30         -         -0.30         -         ns           General I/O Pin Parameters (Using Primary Clock with PLL)         -         5.98         -         6.01         ns           t <sub>COPLL</sub> Clock to Output - PIO Output Register         MachXO3L/LF-1300         -         5.98         -         6.01         ns           MachXO3L/LF-2100         -         5.99         -         6.02         ns           MachXO3L/LF-6900         -         6.02         ns         MachXO3L/LF-6900         -         6.02         ns           MachXO3L/LF-9400         -         5.55         -         6.13         ns           MachXO3L/LF-1300         0.36         -         0.36         -         ns			MachXO3L/LF-2100	-0.23		-0.23		ns
MachXO3L/LF-6900         -0.29          -0.29          ns           MachXO3L/LF-9400         -0.30          -0.30          ns           General I/O Pin Parameters (Using Primary Clock with PLL)         MachXO3L/LF-9400          5.98          6.01         ns           t <sub>COPLL</sub> Clock to Output - PIO Output Register         MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.99          6.02         ns           MachXO3L/LF-6900          6.02         ns         MachXO3L/LF-6900          6.06         ns           MachXO3L/LF-9400          5.55          6.13         ns           MachXO3L/LF-2100         0.36          0.36          ns	t <sub>H DELE</sub>		MachXO3L/LF-4300	-0.34		-0.34		ns
MachXO3L/LF-9400         -0.30          -0.30          ns           General I/O Pin Parameters (Using Primary Clock with PLL)         MachXO3L/LF-1300          5.98          6.01         ns           t <sub>COPLL</sub> Clock to Output - PIO Output Register         MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.99          6.02         ns           MachXO3L/LF-6900          6.02          6.06         ns           MachXO3L/LF-9400          5.55          6.13         ns           MachXO3L/LF-1300         0.36          0.36          ns		Input Data Delay	MachXO3L/LF-6900	-0.29		-0.29		ns
General I/O Pin Parameters (Using Primary Clock with PLL)           t <sub>COPLL</sub> MachXO3L/LF-1300         -         5.98         -         6.01         ns           MachXO3L/LF-2100         -         5.98         -         6.01         ns           MachXO3L/LF-2100         -         5.98         -         6.01         ns           MachXO3L/LF-2100         -         5.99         -         6.02         ns           MachXO3L/LF-6900         -         6.02         -         6.06         ns           MachXO3L/LF-9400         -         5.55         -         6.13         ns           MachXO3L/LF-1300         0.36         -         0.36         -         ns			MachXO3L/LF-9400	-0.30	_	-0.30	_	ns
MachXO3L/LF-1300          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.98          6.01         ns           MachXO3L/LF-2100          5.99          6.02         ns           MachXO3L/LF-6900          6.02          6.06         ns           MachXO3L/LF-9400          5.55          6.13         ns           MachXO3L/LF-1300         0.36          0.36          ns	General I/O Pin Parameters (Using Primary Clock with PLL)							
MachXO3L/LF-2100         —         5.98         —         6.01         ns           MachXO3L/LF-4300         —         5.99         —         6.02         ns           MachXO3L/LF-6900         —         6.02         —         6.06         ns           MachXO3L/LF-9400         —         5.55         —         6.13         ns           MachXO3L/LF-1300         0.36         —         0.36         —         ns			MachXO3L/LF-1300	_	5.98	_	6.01	ns
t <sub>COPLL</sub> Clock to Output - PIO Output Register         MachXO3L/LF-4300          5.99          6.02         ns           MachXO3L/LF-6900          6.02          6.06         ns           MachXO3L/LF-9400          5.55          6.13         ns           MachXO3L/LF-1300         0.36          0.36          ns           MachXO3L/LF-2100         0.36          ns         1000000000000000000000000000000000000		Clock to Output - PIO Output Register	MachXO3L/LF-2100		5.98	_	6.01	ns
MachXO3L/LF-6900         —         6.02         —         6.06         ns           MachXO3L/LF-9400         —         5.55         —         6.13         ns           MachXO3L/LF-1300         0.36         —         0.36         —         ns           MachXO3L/LF-2100         0.36         —         0.36         —         ns	t <sub>COPLI</sub>		MachXO3L/LF-4300		5.99	_	6.02	ns
MachXO3L/LF-9400         —         5.55         —         6.13         ns           MachXO3L/LF-1300         0.36         —         0.36         —         ns           MachXO3L/LF-2100         0.36         —         0.36         —         ns			MachXO3L/LF-6900	_	6.02	_	6.06	ns
MachXO3L/LF-1300         0.36         —         0.36         —         ns           MachXO3L/LF-2100         0.36         —         0.36         —         ns			MachXO3L/LF-9400	_	5.55	_	6.13	ns
MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-1300	0.36		0.36		ns
	t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	MachXO3L/LF-2100	0.36		0.36		ns
t <sub>SUPU</sub> Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 0.35 — 0.35 — ns			MachXO3L/LF-4300	0.35		0.35		ns
MachXO3L/LF-6900 0.34 — 0.34 — ns			MachXO3L/LF-6900	0.34		0.34		ns
MachXO3L/LF-9400 0.33 — 0.33 — ns			MachXO3L/LF-9400	0.33		0.33		ns
MachXO3L/LF-1300 0.42 — 0.49 — ns			MachXO3L/LF-1300	0.42		0.49		ns
MachXO3L/LF-2100 0.42 — 0.49 — ns			MachXO3L/LF-2100	0.42		0.49		ns
t <sub>HPL1</sub> Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 0.43 — 0.50 — ns	t <sub>HPL1</sub>	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	0.43		0.50		ns
MachXO3L/LF-6900 0.46 — 0.54 — ns			MachXO3L/LF-6900	0.46		0.54		ns
MachXO3L/LF-9400 0.47 — 0.55 — ns			MachXO3L/LF-9400	0.47		0.55		ns



# DC and Switching Characteristics MachXO3 Family Data Sheet

			-6		-5		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
t <sub>SU_DELPLL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-1300	2.87		3.18		ns
		MachXO3L/LF-2100	2.87		3.18	—	ns
		MachXO3L/LF-4300	2.96		3.28		ns
		MachXO3L/LF-6900	3.05		3.35		ns
		MachXO3L/LF-9400	3.06		3.37		ns
t <sub>H_DELPLL</sub>	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO3L/LF-1300	-0.83		-0.83		ns
		MachXO3L/LF-2100	-0.83		-0.83		ns
		MachXO3L/LF-4300	-0.87		-0.87		ns
		MachXO3L/LF-6900	-0.91		-0.91	—	ns
		MachXO3L/LF-9400	-0.93	—	-0.93		ns



## Figure 3-6. Receiver GDDR71\_RX. Waveforms



Figure 3-7. Transmitter GDDR71\_TX. Waveforms





# **JTAG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	TCK clock frequency	—	25	MHz
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	—	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	—	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10	—	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	8	—	ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	—	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	—	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	—	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	—	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	20	—	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	—	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	—	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	—	25	ns

## Figure 3-8. JTAG Port Timing Waveforms





# sysCONFIG Port Timing Specifications

Symbol	Parameter		Min.	Max.	Units
All Configuration Mo	odes				
t <sub>PRGM</sub>	PROGRAMN low p	ulse accept	55	_	ns
t <sub>PRGMJ</sub>	PROGRAMN low p	ulse rejection	_	25	ns
t <sub>INITL</sub>	INITN low time	LCMXO3L/LF-640/ LCMXO3L/LF-1300	—	55	us
		LCMXO3L/LF-1300 256-Ball Package/ LCMXO3L/LF-2100	_	70	us
		LCMXO3L/LF-2100 324-Ball Package/ LCMXO3-4300	_	105	us
		LCMXO3L/LF-4300 400-Ball Package/ LCMXO3-6900	_	130	us
		LCMXO3L/LF-9400C	_	175	us
t <sub>DPPINIT</sub>	PROGRAMN low to	NITN low	_	150	ns
t <sub>DPPDONE</sub>	PROGRAMN low to	DONE low	_	150	ns
t <sub>IODISS</sub>	PROGRAMN low to	PROGRAMN low to I/O disable		120	ns
Slave SPI					
f <sub>MAX</sub>	CCLK clock frequer	CCLK clock frequency		66	MHz
t <sub>CCLKH</sub>	CCLK clock pulse v	vidth high	7.5	—	ns
t <sub>CCLKL</sub>	CCLK clock pulse v	CCLK clock pulse width low		—	ns
t <sub>STSU</sub>	CCLK setup time	CCLK setup time		_	ns
t <sub>STH</sub>	CCLK hold time	CCLK hold time		_	ns
t <sub>STCO</sub>	CCLK falling edge t	CCLK falling edge to valid output		10	ns
t <sub>STOZ</sub>	CCLK falling edge t	CCLK falling edge to valid disable		10	ns
t <sub>STOV</sub>	CCLK falling edge t	CCLK falling edge to valid enable		10	ns
t <sub>SCS</sub>	Chip select high tim	Chip select high time		—	ns
t <sub>SCSS</sub>	Chip select setup ti	Chip select setup time		—	ns
t <sub>SCSH</sub>	Chip select hold tim	Chip select hold time		—	ns
Master SPI					
f <sub>MAX</sub>	MCLK clock freque	MCLK clock frequency		133	MHz
t <sub>MCLKH</sub>	MCLK clock pulse v	MCLK clock pulse width high		_	ns
t <sub>MCLKL</sub>	MCLK clock pulse v	MCLK clock pulse width low		—	ns
t <sub>STSU</sub>	MCLK setup time	MCLK setup time		—	ns
t <sub>STH</sub>	MCLK hold time		1	—	ns
t <sub>CSSPI</sub>	INITN high to chip s	select low	100	200	ns
t <sub>MCLK</sub>	INITN high to first MCLK edge		0.75	1	US



# MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

# MachXO3 Part Number Description



# **Ordering Information**

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
September 2015	1.5	DC and Switching Characteristics	Updated the MIPI D-PHY Emulation section. Revised Table 3-5, MIPI D- PHY Output DC Conditions. — Revised RL Typ. value. — Revised RH description and values.
			Updated the Maximum sysIO Buffer Performance section. Revised MIPI Max. Speed value.
			Updated the MachXO3L/LF External Switching Characteristics – C/E Devices section. Added footnotes 14 and 15.
August 2015	1.4	Architecture	Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.
		Ordering Information	Updated the top side markings section to indicate the use of LMXO3LF for the LCMXO3LF device.
March 2015	1.3	All	General update. Added MachXO3LF devices.
October 2014	1.2	Introduction	Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L- 2100 and XO3L-4300 IO for 324-ball csfBGA package.
		Architecture	Updated the Dual Boot section. Corrected information on where the pri- mary bitstream and the golden image must reside.
		Pinout Information	Updated the Pin Information Summary section.
			Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.
			Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.
			Removed DQS Groups (Bank 1) section.
			Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L- 2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.
			Changed GND values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.
			Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSF- BGA 324 package.
		DC and Switching Characteristics	Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.
			Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.
			Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.
July 2014	1.1	DC and Switching Characteristics	Updated the Static Supply Current – C/E Devices section. Added devices.
			Updated the Programming and Erase Supply Current – C/E Device section. Added devices.
			Updated the sysIO Single-Ended DC Electrical Characteristics section. Revised footnote 4.
			Added the NVCM Download Time section.
			Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.
		Pinout Information	Updated the Pin Information Summary section.
		Ordering Information	Updated the MachXO3L Part Number Description section. Added packages.
			Updated the Ordering Information section. General update.





Date	Version	Section	Change Summary
June 2014	1.0	—	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed V <sub>REF</sub> (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
February 2014	00.2	DC and Switching Characteristics	Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.
	00.1		Initial release.