# E · / Fattice Semiconductor Corporation - <u>LCMXO3L-9400C-5BG484I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 1175   |
| Number of Logic Elements/Cells | 9400   |
| Total RAM Bits                 | 442368   |
| Number of I/O                  | 384  |
| Number of Gates                | -  |
| Voltage - Supply               | 2.375V ~ 3.465V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 484-LFBGA  |
| Supplier Device Package        | 484-CABGA (19x19)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3l-9400c-5bg484i |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 1-1. MachXO3L/LF Family Selection Guide

| Features  |                                  | MachXO3L-640/<br>MachXO3LF-640 | MachXO3L-1300/<br>MachXO3LF-1300 | MachXO3L-2100/<br>MachXO3LF-2100 | MachXO3L-4300/<br>MachXO3LF-4300 | MachXO3L-6900/<br>MachXO3LF-6900 | MachXO3L-9400/<br>MachXO3LF-9400 |
|---|----------------------------------|--------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| LUTs  |                                  | 640                            | 1300                             | 2100                             | 4300                             | 6900                             | 9400                             |
| Distributed R   | AM (kbits)                       | 5                              | 10                               | 16                               | 34                               | 54                               | 73                               |
| EBR SRAM (  | kbits)                           | 64                             | 64                               | 74                               | 92                               | 240                              | 432                              |
| Number of PL  | Ls                               | 1                              | 1                                | 1                                | 2                                | 2                                | 2                                |
| Hardened  | I <sup>2</sup> C                 | 2                              | 2                                | 2                                | 2                                | 2                                | 2                                |
|   | SPI                              | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
|   | Timer/Counter                    | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
|   | Oscillator                       | 1                              | 1                                | 1                                | 1                                | 1                                | 1                                |
| MIPI D-PHY  | Support                          | Yes                            | Yes                              | Yes                              | Yes                              | Yes                              | Yes                              |
| Multi Time Pr<br>NVCM                                 | ogrammable                       | MachXO3L-640                   | MachXO3L-1300                    | MachXO3L-2100                    | MachXO3L-4300                    | MachXO3L-6900                    | MachXO3L-9400                    |
| Programmabl   | le Flash                         | MachXO3LF-640                  | MachXO3LF-1300                   | MachXO3LF-2100                   | MachXO3LF-4300                   | MachXO3LF-6900                   | MachXO3LF-9400                   |
| Packages  |                                  |                                |                                  | ю                                |                                  |                                  |                                  |
| 36-ball WLCS<br>(2.5 mm x 2.5                         | SP <sup>1</sup><br>5 mm, 0.4 mm) |                                | 28                               |                                  |                                  |                                  |                                  |
| 49-ball WLCS<br>(3.2 mm x 3.2                         | SP <sup>1</sup><br>2 mm, 0.4 mm) |                                |                                  | 38                               |                                  |                                  |                                  |
| 81-ball WLCS<br>(3.8 mm x 3.8                         | SP <sup>1</sup><br>3 mm, 0.4 mm) |                                |                                  |                                  | 63                               |                                  |                                  |
| 121-ball csfBGA <sup>1</sup><br>(6 mm x 6 mm, 0.5 mm) |                                  | 100                            | 100                              | 100                              | 100                              |                                  |                                  |
| 256-ball csfBGA <sup>1</sup><br>(9 mm x 9 mm, 0.5 mm) |                                  | 2                              | 206                              | 206                              | 206                              | 206                              | 206                              |
| 324-ball csfB<br>(10 mm x 10                          |                                  |                                |                                  | 268                              | 268                              | 281                              |                                  |
| 256-ball caB0<br>(14 mm x 14                          |                                  |                                | 206                              | 206                              | 206                              | 206                              | 206                              |
| 324-ball caB0<br>(15 mm x 15                          |                                  |                                |                                  | 279                              | 279                              | 279                              |                                  |
| 400-ball caB0<br>(17 mm x 17                          |                                  |                                |                                  |                                  | 335                              | 335                              | 335                              |
| 484-ball caB0<br>(19 mm x 19                          |                                  |                                |                                  |                                  |                                  |                                  | 384                              |

1. Package is only available for E=1.2 V devices.

2. Package is only available for C=2.5 V/3.3 V devices.

## Introduction

MachXO3<sup>™</sup> device family is an Ultra-Low Density family that supports the most advanced programmable bridging and IO expansion. It has the breakthrough IO density and the lowest cost per IO. The device IO features have the integrated support for latest industry standard IO.

The MachXO3L/LF family of low power, instant-on, non-volatile PLDs has five devices with densities ranging from 640 to 9400 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. MachXO3LF devices also support User Flash Memory (UFM). These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO3L/LF devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs



#### Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

#### **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO3L/LF devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO3L/LF devices, please see TN1290, Memory Usage Guide for MachXO3 Devices.

#### Table 2-3. Number of Slices Required For Implementing Distributed RAM

|                            | SPR 16x4         | PDPR 16x4     |
|----------------------------|------------------|---------------|
| Number of slices           | 3                | 3             |
| Note: SPB = Single Port BA | M. PDPR = Pseudo | Dual Port RAM |

ote: SPR = Single Port RAM, PDPR = Pseudo Dual



#### Figure 2-6. Secondary High Fanout Nets for MachXO3L/LF Devices



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All MachXO3L/LF devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO3L/LF sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO3L/LF clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



#### Table 2-4. PLL Signal Descriptions (Continued)

| Port Name     | I/O | Description  |  |  |
|---------------|-----|--|--|--|
| CLKOP         | 0   | Primary PLL output clock (with phase shift adjustment)   |  |  |
| CLKOS         | 0   | Secondary PLL output clock (with phase shift adjust)   |  |  |
| CLKOS2        | 0   | Secondary PLL output clock2 (with phase shift adjust)  |  |  |
| CLKOS3        | 0   | Secondary PLL output clock3 (with phase shift adjust)  |  |  |
| LOCK          | 0   | PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed-<br>back signals. |  |  |
| DPHSRC        | 0   | Dynamic Phase source – ports or WISHBONE is active   |  |  |
| STDBY         | I   | Standby signal to power down the PLL   |  |  |
| RST           | I   | PLL reset without resetting the M-divider. Active high reset.  |  |  |
| RESETM        | I   | PLL reset - includes resetting the M-divider. Active high reset.                                       |  |  |
| RESETC        | I   | Reset for CLKOS2 output divider only. Active high reset.   |  |  |
| RESETD        | I   | Reset for CLKOS3 output divider only. Active high reset.   |  |  |
| ENCLKOP       | I   | Enable PLL output CLKOP  |  |  |
| ENCLKOS       | I   | Enable PLL output CLKOS when port is active  |  |  |
| ENCLKOS2      | I   | Enable PLL output CLKOS2 when port is active   |  |  |
| ENCLKOS3      | I   | Enable PLL output CLKOS3 when port is active   |  |  |
| PLLCLK        | I   | PLL data bus clock input signal  |  |  |
| PLLRST        | I   | PLL data bus reset. This resets only the data bus not any register values.                             |  |  |
| PLLSTB        | I   | PLL data bus strobe signal   |  |  |
| PLLWE         | I   | PLL data bus write enable signal   |  |  |
| PLLADDR [4:0] | I   | LL data bus address  |  |  |
| PLLDATI [7:0] | ļ   | PLL data bus data input  |  |  |
| PLLDATO [7:0] | 0   | PLL data bus data output   |  |  |
| PLLACK        | 0   | PLL data bus acknowledge signal  |  |  |

## sysMEM Embedded Block RAM Memory

The MachXO3L/LF devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



| Port Name        | Description                 | Active State      |
|------------------|-----------------------------|-------------------|
| CLK              | Clock                       | Rising Clock Edge |
| CE               | Clock Enable                | Active High       |
| OCE <sup>1</sup> | Output Clock Enable         | Active High       |
| RST              | Reset                       | Active High       |
| BE <sup>1</sup>  | Byte Enable                 | Active High       |
| WE               | Write Enable                | Active High       |
| AD               | Address Bus                 | —                 |
| DI               | Data In                     | _                 |
| DO               | Data Out                    | _                 |
| CS               | Chip Select                 | Active High       |
| AFF              | FIFO RAM Almost Full Flag   | _                 |
| FF               | FIFO RAM Full Flag          | _                 |
| AEF              | FIFO RAM Almost Empty Flag  | _                 |
| EF               | FIFO RAM Empty Flag         | _                 |
| RPRST            | FIFO RAM Read Pointer Reset | _                 |

#### Table 2-6. EBR Signal Descriptions

1. Optional signals.

2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.

3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.

4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).

In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the read port clock, CSR is the read port clock.

The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

#### **FIFO Configuration**

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

#### Table 2-7. Programmable FIFO Flag Ranges

| Flag Name         | Programming Range                  |
|-------------------|------------------------------------|
| Full (FF)         | 1 to max (up to 2 <sup>N</sup> -1) |
| Almost Full (AF)  | 1 to Full-1                        |
| Almost Empty (AE) | 1 to Full-1                        |
| Empty (EF)        | 0                                  |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset



#### Figure 2-14. Output Gearbox



More information on the output gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1293, Using Hardened Control Functions in MachXO3 Devices

#### Figure 2-19. SPI Core Block Diagram



Table 2-15 describes the signals interfacing with the SPI cores.

Table 2-15. SPI Core Signal Description

| Signal Name | I/O | Master/Slave | Description   |  |
|-------------|-----|--------------|---|--|
| spi_csn[0]  | 0   | Master       | SPI master chip-select output   |  |
| spi_csn[17] | 0   | Master       | Additional SPI chip-select outputs (total up to eight slaves)   |  |
| spi_scsn    | I   | Slave        | SPI slave chip-select input   |  |
| spi_irq     | 0   | Master/Slave | Interrupt request   |  |
| spi_clk     | I/O | Master/Slave | SPI clock. Output in master mode. Input in slave mode.  |  |
| spi_miso    | I/O | Master/Slave | SPI data. Input in master mode. Output in slave mode.   |  |
| spi_mosi    | I/O | Master/Slave | SPI data. Output in master mode. Input in slave mode.   |  |
| sn          | I   | Slave        | Configuration Slave Chip Select (active low), dedicated for selecting the Con-<br>figuration Logic.   |  |
| cfg_stdby   | 0   | Master/Slave | Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab. |  |
| cfg_wake    | О   | Master/Slave | Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.  |  |



For more details on these embedded functions, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

## **User Flash Memory (UFM)**

MachXO3LF devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I2C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

## **Standby Mode and Power Saving Options**

MachXO3L/LF devices are available in two options, the C and E devices. The C devices have a built-in voltage regulator to allow for 2.5 V V<sub>CC</sub> and 3.3 V V<sub>CC</sub> while the E devices operate at 1.2 V V<sub>CC</sub>.

MachXO3L/LF devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO3L/LF devices support a low power Stand-by mode.

In the stand-by mode the MachXO3L/LF devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO3L/LF devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



## Power-On-Reset Voltage Levels<sup>1, 2, 3, 4, 5</sup>

| Symbol                  | Parameter  | Min. | Тур. | Max. | Units |
|-------------------------|--|------|------|------|-------|
| V <sub>PORUP</sub>      | Power-On-Reset ramp up trip point (band gap based circuit monitoring $V_{CCINT}$ and $V_{CCIO0})$    | 0.9  | _    | 1.06 | V     |
| V <sub>PORUPEXT</sub>   | Power-On-Reset ramp up trip point (band gap based circuit monitoring external $V_{CC}$ power supply) | 1.5  | _    | 2.1  | V     |
| V <sub>PORDNBG</sub>    | Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\mbox{CCINT}}$ )          | 0.75 | _    | 0.93 | V     |
| V <sub>PORDNBGEXT</sub> | Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CC})$                     | 0.98 | _    | 1.33 | V     |
| V <sub>PORDNSRAM</sub>  | Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CCINT}$ )                     | _    | 0.6  | _    | V     |
| VPORDNSRAMEXT           | Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CC}$ )                        | _    | 0.96 | _    | V     |

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V<sub>CCINT</sub> is the same as the V<sub>CC</sub> supply voltage. For devices with voltage regulators, V<sub>CCINT</sub> is regulated from the V<sub>CC</sub> supply voltage.

3. Note that V<sub>PORUP</sub> (min.) and V<sub>PORDNBG</sub> (max.) are in different process corners. For any given process corner V<sub>PORDNBG</sub> (max.) is always 12.0 mV below V<sub>PORUP</sub> (min.).

4. V<sub>PORUPEXT</sub> is for C devices only. In these devices a separate POR circuit monitors the external V<sub>CC</sub> power supply.

5. V<sub>CCIO0</sub> does not have a Power-On-Reset ramp down trip point. V<sub>CCIO0</sub> must remain within the Recommended Operating Conditions to ensure proper operation.

## Hot Socketing Specifications<sup>1, 2, 3</sup>

| Symbol          | Parameter                    | Condition                   | Max.    | Units |
|-----------------|------------------------------|-----------------------------|---------|-------|
| I <sub>DK</sub> | Input or I/O leakage Current | $0 < V_{IN} < V_{IH}$ (MAX) | +/-1000 | μΑ    |

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCIO}$ .

2.  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCIO} < V_{CCIO}$  (MAX).

3. I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub> or I<sub>BH</sub>.

### **ESD** Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



## **DC Electrical Characteristics**

| Parameter                                   | Condition  | Min.  | Тур.  | Max.  | Units   |
|---|--|---|---|---|---|
|   | Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH}$ (MAX)   |   | _   | +175  | μA  |
| Input or I/O Leakage                        | Clamp OFF and $V_{IN} = V_{CCIO}$  | -10   | _   | 10  | μA  |
|   | Clamp OFF and V <sub>CCIO</sub> - 0.97 V < V <sub>IN</sub> <<br>V <sub>CCIO</sub>  | -175  |   | —   | μΑ  |
|   | Clamp OFF and 0 V < $V_{IN}$ < $V_{CCIO}$ - 0.97 V   |   | _   | 10  | μA  |
|   | Clamp OFF and V <sub>IN</sub> = GND  |   | _   | 10  | μA  |
|   | Clamp ON and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>   |   | _   | 10  | μA  |
| I/O Active Pull-up Current                  | 0 < V <sub>IN</sub> < 0.7 V <sub>CCIO</sub>  | -30   |   | -309  | μA  |
| I/O Active Pull-down<br>Current             | V <sub>IL</sub> (MAX) < V <sub>IN</sub> < V <sub>CCIO</sub>  | 30  |   | 305   | μA  |
| Bus Hold Low sustaining<br>current          | $V_{IN} = V_{IL} (MAX)$  | 30  |   | —   | μA  |
| Bus Hold High sustaining<br>current         | V <sub>IN</sub> = 0.7V <sub>CCIO</sub>   | -30   | _   | _   | μΑ  |
| Bus Hold Low Overdrive<br>current           | $0 \le V_{IN} \le V_{CCIO}$  | _   | _   | 305   | μΑ  |
| Bus Hold High Overdrive<br>current          | $0 \le V_{IN} \le V_{CCIO}$  | _   | _   | -309  | μA  |
| Bus Hold Trip Points                        |  | V <sub>IL</sub><br>(MAX)                                | _   | V <sub>IH</sub><br>(MIN)                                | V   |
| I/O Capacitance <sup>2</sup>                | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$  | 3   | 5   | 9   | pf  |
| Dedicated Input<br>Capacitance <sup>2</sup> | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$  | 3   | 5.5   | 7   | pf  |
|   | V <sub>CCIO</sub> = 3.3 V, Hysteresis = Large  |   | 450   |   | mV  |
|   | V <sub>CCIO</sub> = 2.5 V, Hysteresis = Large  |   | 250   |   | mV  |
|   | V <sub>CCIO</sub> = 1.8 V, Hysteresis = Large  |   | 125   |   | mV  |
| Hysteresis for Schmitt                      | V <sub>CCIO</sub> = 1.5 V, Hysteresis = Large  |   | 100   |   | mV  |
| Trigger Inputs⁵                             | V <sub>CCIO</sub> = 3.3 V, Hysteresis = Small  |   | 250   |   | mV  |
|   | V <sub>CCIO</sub> = 2.5 V, Hysteresis = Small  |   | 150   |   | mV  |
|   | V <sub>CCIO</sub> = 1.8 V, Hysteresis = Small  |   | 60  |   | mV  |
|   | V <sub>CCIO</sub> = 1.5 V, Hysteresis = Small  |   | 40  |   | mV  |
|   | Input or I/O Leakage         I/O Active Pull-up Current         I/O Active Pull-down         Current         Bus Hold Low sustaining         current         Bus Hold Low sustaining         current         Bus Hold Low Overdrive         current         Bus Hold Low Overdrive         current         Bus Hold Trip Points         I/O Capacitance <sup>2</sup> Dedicated Input         Capacitance <sup>2</sup> Hysteresis for Schmitt | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T<sub>A</sub> 25 °C, f = 1.0 MHz.

3. Please refer to V<sub>IL</sub> and V<sub>IH</sub> in the sysIO Single-Ended DC Electrical Characteristics table of this document.

 When V<sub>IH</sub> is higher than V<sub>CCIO</sub>, a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-tolow transition. For true LVDS output pins in MachXO3L/LF devices, V<sub>IH</sub> must be less than or equal to V<sub>CCIO</sub>.

5. With bus keeper circuit turned on. For more details, refer to TN1280, MachXO3 sysIO Usage Guide.



## Static Supply Current – C/E Devices<sup>1, 2, 3, 6</sup>

| Symbol          | Parameter                                       | Device                            | Typ.⁴ | Units |
|-----------------|---|-----------------------------------|-------|-------|
| I <sub>CC</sub> | Core Power Supply                               | LCMXO3L/LF-1300C 256 Ball Package | 4.8   | mA    |
|                 |   | LCMXO3L/LF-2100C                  | 4.8   | mA    |
|                 |   | LCMXO3L/LF-2100C 324 Ball Package | 8.45  | mA    |
|                 |   | LCMXO3L/LF-4300C                  | 8.45  | mA    |
|                 |   | LCMXO3L/LF-4300C 400 Ball Package | 12.87 | mA    |
|                 |   | LCMXO3L/LF-6900C7                 | 12.87 | mA    |
|                 |   | LCMXO3L/LF-9400C7                 | 17.86 | mA    |
|                 |   | LCMXO3L/LF-640E                   | 1.00  | mA    |
|                 |   | LCMXO3L/LF-1300E                  | 1.00  | mA    |
|                 |   | LCMXO3L/LF-1300E 256 Ball Package | 1.39  | mA    |
|                 |   | LCMXO3L/LF-2100E                  | 1.39  | mA    |
|                 |   | LCMXO3L/LF-2100E 324 Ball Package | 2.55  | mA    |
|                 |   | LCMXO3L/LF-4300E                  | 2.55  | mA    |
|                 |   | LCMXO3L/LF-6900E                  | 4.06  | mA    |
|                 |   | LCMXO3L/LF-9400E                  | 5.66  | mA    |
| ICCIO           | Bank Power Supply <sup>5</sup><br>VCCIO = 2.5 V | All devices                       | 0     | mA    |

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off.

3. Frequency = 0 MHz.

4.  $T_J = 25$  °C, power supplies at nominal voltage.

5. Does not include pull-up/pull-down.

6. To determine the MachXO3L/LF peak start-up current data, use the Power Calculator tool.

7. Determination of safe ambient operating conditions requires use of the Diamond Power Calculator tool.



#### Table 3-5. MIPI D-PHY Output DC Conditions<sup>1</sup>

|                | Description   | Min. | Тур. | Max. | Units |
|----------------|---|------|------|------|-------|
| Transmitter    |   |      |      | 1    |       |
| External Termi | nation  |      |      |      |       |
| RL             | 1% external resistor with VCCIO = 2.5 V   |      | 50   | —    | Ohms  |
|                | 1% external resistor with VCCIO = 3.3 V   |      | 50   | —    |       |
| RH             | 1% external resistor with performance up to 800<br>Mbps or with performance up 900 Mbps when<br>VCCIO = 2.5 V | _    | 330  | —    | Ohms  |
|                | 1% external resistor with performance between 800 Mbps to 900 Mbps when VCCIO = 3.3 V                         | —    | 464  | _    | Ohms  |
| High Speed     |   |      | •    |      | •     |
| VCCIO          | VCCIO of the Bank with LVDS Emulated output<br>buffer   |      | 2.5  | _    | V     |
|                | VCCIO of the Bank with LVDS Emulated output<br>buffer   | _    | 3.3  | —    | V     |
| VCMTX          | HS transmit static common mode voltage  | 150  | 200  | 250  | mV    |
| VOD            | HS transmit differential voltage  | 140  | 200  | 270  | mV    |
| VOHHS          | HS output high voltage  |      | —    | 360  | V     |
| ZOS            | Single ended output impedance   |      | 50   | —    | Ohms  |
| ΔZOS           | Single ended output impedance mismatch  |      | _    | 10   | %     |
| Low Power      |   |      | •    |      | •     |
| VCCIO          | VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer   |      | 1.2  | _    | V     |
| VOH            | Output high level   | 1.1  | 1.2  | 1.3  | V     |
| VOL            | Output low level  | -50  | 0    | 50   | mV    |
| ZOLP           | Output impedance of LP transmitter  | 110  |      | —    | Ohms  |

1. Over Recommended Operating Conditions



## DC and Switching Characteristics MachXO3 Family Data Sheet

|                      |   |                  | -     | 6    | _     | 5    |       |
|----------------------|---|------------------|-------|------|-------|------|-------|
| Parameter            | Description   | Device           | Min.  | Max. | Min.  | Max. | Units |
| General I/O          | Pin Parameters (Using Edge Clock without                          | t PLL)           |       |      | 1     |      | 1     |
|                      |   | MachXO3L/LF-1300 | —     | 7.53 | —     | 7.76 | ns    |
|                      | MachXO3L/LF-2100 — 7.53 —   |                  |       | —    | 7.76  | ns   |       |
| t <sub>COE</sub>     | Clock to Output - PIO Output Register                             | MachXO3L/LF-4300 | —     | 7.45 |       | 7.68 | ns    |
|                      |   | MachXO3L/LF-6900 | —     | 7.53 |       | 7.76 | ns    |
|                      |   | MachXO3L/LF-9400 | —     | 8.93 | —     | 9.35 | ns    |
|                      |   | MachXO3L/LF-1300 | -0.19 |      | -0.19 |      | ns    |
|                      |   | MachXO3L/LF-2100 | -0.19 |      | -0.19 | _    | ns    |
| t <sub>SUE</sub>     | Clock to Data Setup - PIO Input Register                          | MachXO3L/LF-4300 | -0.16 | _    | -0.16 | _    | ns    |
|                      |   | MachXO3L/LF-6900 | -0.19 |      | -0.19 |      | ns    |
|                      |   | MachXO3L/LF-9400 | -0.20 | _    | -0.20 | _    | ns    |
|                      |   | MachXO3L/LF-1300 | 1.97  | _    | 2.24  | _    | ns    |
|                      |   | MachXO3L/LF-2100 | 1.97  |      | 2.24  |      | ns    |
| t <sub>HE</sub>      | Clock to Data Hold - PIO Input Register                           | MachXO3L/LF-4300 | 1.89  |      | 2.16  |      | ns    |
|                      |   | MachXO3L/LF-6900 | 1.97  | _    | 2.24  | _    | ns    |
|                      |   | MachXO3L/LF-9400 | 1.98  |      | 2.25  |      | ns    |
|                      |   | MachXO3L/LF-1300 | 1.56  |      | 1.69  | _    | ns    |
|                      |   | MachXO3L/LF-2100 | 1.56  |      | 1.69  |      | ns    |
| t <sub>SU_DELE</sub> | Clock to Data Setup - PIO Input Register<br>with Data Input Delay | MachXO3L/LF-4300 | 1.74  | _    | 1.88  | _    | ns    |
| _                    |   | MachXO3L/LF-6900 | 1.66  | _    | 1.81  | _    | ns    |
|                      |   | MachXO3L/LF-9400 | 1.71  |      | 1.85  |      | ns    |
|                      |   | MachXO3L/LF-1300 | -0.23 | _    | -0.23 | _    | ns    |
|                      |   | MachXO3L/LF-2100 | -0.23 |      | -0.23 |      | ns    |
| t <sub>H_DELE</sub>  | Clock to Data Hold - PIO Input Register with<br>Input Data Delay  | MachXO3L/LF-4300 | -0.34 |      | -0.34 |      | ns    |
|                      | input bata bolay  | MachXO3L/LF-6900 | -0.29 |      | -0.29 |      | ns    |
|                      |   | MachXO3L/LF-9400 | -0.30 |      | -0.30 |      | ns    |
| General I/O          | Pin Parameters (Using Primary Clock with                          | PLL)             |       |      |       |      |       |
|                      |   | MachXO3L/LF-1300 | —     | 5.98 |       | 6.01 | ns    |
|                      |   | MachXO3L/LF-2100 | —     | 5.98 | _     | 6.01 | ns    |
| t <sub>COPLL</sub>   | Clock to Output - PIO Output Register                             | MachXO3L/LF-4300 | —     | 5.99 | —     | 6.02 | ns    |
|                      |   | MachXO3L/LF-6900 | —     | 6.02 | _     | 6.06 | ns    |
|                      |   | MachXO3L/LF-9400 | —     | 5.55 | _     | 6.13 | ns    |
|                      |   | MachXO3L/LF-1300 | 0.36  | _    | 0.36  | —    | ns    |
|                      |   | MachXO3L/LF-2100 | 0.36  | _    | 0.36  | _    | ns    |
| t <sub>SUPLL</sub>   | Clock to Data Setup - PIO Input Register                          | MachXO3L/LF-4300 | 0.35  |      | 0.35  |      | ns    |
|                      |   | MachXO3L/LF-6900 | 0.34  | —    | 0.34  | —    | ns    |
|                      |   | MachXO3L/LF-9400 | 0.33  |      | 0.33  |      | ns    |
|                      |   | MachXO3L/LF-1300 | 0.42  |      | 0.49  |      | ns    |
|                      |   | MachXO3L/LF-2100 | 0.42  | —    | 0.49  | —    | ns    |
| t <sub>HPLL</sub>    | Clock to Data Hold - PIO Input Register                           | MachXO3L/LF-4300 | 0.43  | —    | 0.50  | _    | ns    |
|                      |   | MachXO3L/LF-6900 | 0.46  |      | 0.54  |      | ns    |
|                      |   | MachXO3L/LF-9400 | 0.47  | —    | 0.55  | —    | ns    |



## DC and Switching Characteristics MachXO3 Family Data Sheet

|  |  |                  | -     | 6    | -5    |      |       |  |
|--|--|------------------|-------|------|-------|------|-------|--|
| Parameter  | Description  | Device           | Min.  | Max. | Min.  | Max. | Units |  |
| t <sub>SU_DELPLL</sub> Clock to Data Setup - PIO Input Register<br>with Data Input Delay | MachXO3L/LF-1300   | 2.87             | _     | 3.18 | —     | ns   |       |  |
|  |  | MachXO3L/LF-2100 | 2.87  |      | 3.18  | —    | ns    |  |
|  |  | MachXO3L/LF-4300 | 2.96  |      | 3.28  | —    | ns    |  |
|  |  | MachXO3L/LF-6900 | 3.05  | _    | 3.35  | —    | ns    |  |
|  |  | MachXO3L/LF-9400 | 3.06  |      | 3.37  | —    | ns    |  |
|  |  | MachXO3L/LF-1300 | -0.83 |      | -0.83 | —    | ns    |  |
|  |  | MachXO3L/LF-2100 | -0.83 |      | -0.83 | —    | ns    |  |
| t <sub>H_DELPLL</sub>  | Clock to Data Hold - PIO Input Register with<br>Input Data Delay | MachXO3L/LF-4300 | -0.87 |      | -0.87 | —    | ns    |  |
|  | input Data Dotay   | MachXO3L/LF-6900 | -0.91 | —    | -0.91 | —    | ns    |  |
|  |  | MachXO3L/LF-9400 | -0.93 | —    | -0.93 | —    | ns    |  |



#### DC and Switching Characteristics MachXO3 Family Data Sheet

|                                  |  |                           | -        | -6      | -     | 5     |       |
|----------------------------------|--|---------------------------|----------|---------|-------|-------|-------|
| Parameter                        | Description  | Device                    | Min.     | Max.    | Min.  | Max.  | Units |
|                                  | DRX4 Outputs with Clock and Data Centere X.ECLK.Centered <sup>8, 9</sup>           | d at Pin Using PCLK Pin f | or Clock | Input – |       |       |       |
| t <sub>DVB</sub>                 | Output Data Valid Before CLK Output  |                           | 0.455    | —       | 0.570 |       | ns    |
| t <sub>DVA</sub>                 | Output Data Valid After CLK Output   | 7                         | 0.455    | —       | 0.570 | —     | ns    |
| f <sub>DATA</sub>                | DDRX4 Serial Output Data Speed   | MachXO3L/LF devices,      | —        | 800     |       | 630   | Mbps  |
| f <sub>DDRX4</sub>               | DDRX4 ECLK Frequency<br>(minimum limited by PLL)                                   | top side only             | _        | 400     | _     | 315   | MHz   |
| f <sub>SCLK</sub>                | SCLK Frequency   | _                         | _        | 100     | —     | 79    | MHz   |
| 7:1 LVDS 0                       | outputs – GDDR71_TX.ECLK.7:1 <sup>8,9</sup>  |                           | •        | •       |       |       |       |
| t <sub>DIB</sub>                 | Output Data Invalid Before CLK Output  |                           | —        | 0.160   |       | 0.180 | ns    |
| t <sub>DIA</sub>                 | Output Data Invalid After CLK Output   | -                         | —        | 0.160   | —     | 0.180 | ns    |
| f <sub>DATA</sub>                | DDR71 Serial Output Data Speed   | MachXO3L/LF devices,      | —        | 756     | —     | 630   | Mbps  |
| f <sub>DDR71</sub>               | DDR71 ECLK Frequency   | top side only             | —        | 378     |       | 315   | MHz   |
| f <sub>CLKOUT</sub>              | 7:1 Output Clock Frequency (SCLK) (mini-<br>mum limited by PLL)                    | -                         | _        | 108     | _     | 90    | MHz   |
|                                  | Outputs with Clock and Data Centered at F<br>X.ECLK.Centered <sup>10, 11, 12</sup> | in Using PCLK Pin for Clo | ck Input | -       |       |       |       |
| t <sub>DVB</sub>                 | Output Data Valid Before CLK Output  |                           | 0.200    | —       | 0.200 |       | UI    |
| t <sub>DVA</sub>                 | Output Data Valid After CLK Output   |                           | 0.200    | —       | 0.200 |       | UI    |
| f <sub>DATA</sub> <sup>14</sup>  | MIPI D-PHY Output Data Speed   | All MachXO3L/LF           | —        | 900     |       | 900   | Mbps  |
| f <sub>DDRX4</sub> <sup>14</sup> | MIPI D-PHY ECLK Frequency (minimum limited by PLL)                                 | devices, top side only    | _        | 450     | —     | 450   | MHz   |
| f <sub>SCLK</sub> <sup>14</sup>  | SCLK Frequency   | 1                         | —        | 112.5   | —     | 112.5 | MHz   |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

5. For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .

6. The t<sub>SU DEL</sub> and t<sub>H DEL</sub> values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).

7. This number for general purpose usage. Duty cycle tolerance is +/-10%.

8. Duty cycle is  $\pm -5\%$  for system usage.

9. Performance is calculated with 0.225 UI.

10. Performance is calculated with 0.20 UI.

11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.

12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.

13. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

14. Above 800 Mbps is only supported with WLCSP and csfBGA packages

15. Between 800 Mbps to 900 Mbps:

a. VIDTH exceeds the MIPI D-PHY Input DC Conditions Table 3-4 and can be calculated with the equation tSU or tH = -0.0005\*VIDTH + 0.3284

b. Example calculations

i. tSU and tHO = 0.28 with VIDTH = 100 mV

ii. tSU and tHO = 0.25 with VIDTH = 170 mV

iii. tSU and tHO = 0.20 with VIDTH = 270 mV



|  |         |           | Ма        | chXO3L/LF | -4300    |          |          |
|--|---------|-----------|-----------|-----------|----------|----------|----------|
|  | WLCSP81 | CSFBGA121 | CSFBGA256 | CSFBGA324 | CABGA256 | CABGA324 | CABGA400 |
| General Purpose IO per Bank                            |         |           |           |           |          |          |          |
| Bank 0   | 29      | 24        | 50        | 71        | 50       | 71       | 83       |
| Bank 1   | 0       | 26        | 52        | 62        | 52       | 68       | 84       |
| Bank 2   | 20      | 26        | 52        | 72        | 52       | 72       | 84       |
| Bank 3   | 7       | 7         | 16        | 22        | 16       | 24       | 28       |
| Bank 4   | 0       | 7         | 16        | 14        | 16       | 16       | 24       |
| Bank 5   | 7       | 10        | 20        | 27        | 20       | 28       | 32       |
| Total General Purpose<br>Single Ended IO               | 63      | 100       | 206       | 268       | 206      | 279      | 335      |
| Differential IO per Bank                               | •       | •         |           |           |          | •        |          |
| Bank 0   | 15      | 12        | 25        | 36        | 25       | 36       | 42       |
| Bank 1   | 0       | 13        | 26        | 30        | 26       | 34       | 42       |
| Bank 2   | 10      | 13        | 26        | 36        | 26       | 36       | 42       |
| Bank 3   | 3       | 3         | 8         | 10        | 8        | 12       | 14       |
| Bank 4   | 0       | 3         | 8         | 6         | 8        | 8        | 12       |
| Bank 5   | 3       | 5         | 10        | 13        | 10       | 14       | 16       |
| Total General Purpose<br>Differential IO               | 31      | 49        | 103       | 131       | 103      | 140      | 168      |
| Dual Function IO                                       | 25      | 37        | 37        | 37        | 37       | 37       | 37       |
| Number 7:1 or 8:1 Gearboxes                            | •       | •         |           |           |          | •        |          |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 10      | 7         | 18        | 18        | 18       | 18       | 21       |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 10      | 13        | 18        | 18        | 18       | 18       | 21       |
| High-speed Differential Outputs                        |         |           |           |           |          |          |          |
| Bank 0   | 10      | 7         | 18        | 18        | 18       | 18       | 21       |
| VCCIO Pins   |         |           |           |           |          |          |          |
| Bank 0   | 3       | 1         | 4         | 4         | 4        | 4        | 5        |
| Bank 1   | 0       | 1         | 3         | 4         | 4        | 4        | 5        |
| Bank 2   | 2       | 1         | 4         | 4         | 4        | 4        | 5        |
| Bank 3   | 1       | 1         | 2         | 2         | 1        | 2        | 2        |
| Bank 4   | 0       | 1         | 2         | 2         | 2        | 2        | 2        |
| Bank 5   | 1       | 1         | 2         | 2         | 1        | 2        | 2        |
| VCC  | 4       | 4         | 8         | 8         | 8        | 10       | 10       |
| GND  | 6       | 10        | 24        | 16        | 24       | 16       | 33       |
| NC   | 0       | 0         | 0         | 13        | 1        | 0        | 0        |
| Reserved for Configuration                             | 1       | 1         | 1         | 1         | 1        | 1        | 1        |
| Total Count of Bonded Pins                             | 81      | 121       | 256       | 324       | 256      | 324      | 400      |



|  | MachXO3L/LF-6900 |           |          |          |          |  |
|--|------------------|-----------|----------|----------|----------|--|
|  | CSFBGA256        | CSFBGA324 | CABGA256 | CABGA324 | CABGA400 |  |
| General Purpose IO per Bank                            |                  | •         | •        | •        |          |  |
| Bank 0   | 50               | 73        | 50       | 71       | 83       |  |
| Bank 1   | 52               | 68        | 52       | 68       | 84       |  |
| Bank 2   | 52               | 72        | 52       | 72       | 84       |  |
| Bank 3   | 16               | 24        | 16       | 24       | 28       |  |
| Bank 4   | 16               | 16        | 16       | 16       | 24       |  |
| Bank 5   | 20               | 28        | 20       | 28       | 32       |  |
| Total General Purpose Single Ended IO                  | 206              | 281       | 206      | 279      | 335      |  |
| Differential IO per Bank                               |                  | •         | •        | •        |          |  |
| Bank 0   | 25               | 36        | 25       | 36       | 42       |  |
| Bank 1   | 26               | 34        | 26       | 34       | 42       |  |
| Bank 2   | 26               | 36        | 26       | 36       | 42       |  |
| Bank 3   | 8                | 12        | 8        | 12       | 14       |  |
| Bank 4   | 8                | 8         | 8        | 8        | 12       |  |
| Bank 5   | 10               | 14        | 10       | 14       | 16       |  |
| Total General Purpose Differential IO                  | 103              | 140       | 103      | 140      | 168      |  |
| Dual Function IO                                       | 37               | 37        | 37       | 37       | 37       |  |
| Number 7:1 or 8:1 Gearboxes                            | •                | •         | •        | •        | •        |  |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 20               | 21        | 20       | 21       | 21       |  |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 20               | 21        | 20       | 21       | 21       |  |
| High-speed Differential Outputs                        |                  |           |          |          |          |  |
| Bank 0   | 20               | 21        | 20       | 21       | 21       |  |
| VCCIO Pins   |                  | •         | •        | •        |          |  |
| Bank 0   | 4                | 4         | 4        | 4        | 5        |  |
| Bank 1   | 3                | 4         | 4        | 4        | 5        |  |
| Bank 2   | 4                | 4         | 4        | 4        | 5        |  |
| Bank 3   | 2                | 2         | 1        | 2        | 2        |  |
| Bank 4   | 2                | 2         | 2        | 2        | 2        |  |
| Bank 5   | 2                | 2         | 1        | 2        | 2        |  |
| VCC  | 8                | 8         | 8        | 10       | 10       |  |
| GND  | 24               | 16        | 24       | 16       | 33       |  |
| NC   | 0                | 0         | 1        | 0        | 0        |  |
| Reserved for Configuration                             | 1                | 1         | 1        | 1        | 1        |  |
| Total Count of Bonded Pins                             | 256              | 324       | 256      | 324      | 400      |  |



|  | MachXO3L/LF-9400C |          |          |          |  |  |
|--|-------------------|----------|----------|----------|--|--|
|  | CSFBGA256         | CABGA256 | CABGA400 | CABGA484 |  |  |
| General Purpose IO per Bank                            |                   | •        |          | •        |  |  |
| Bank 0   | 50                | 50       | 83       | 95       |  |  |
| Bank 1   | 52                | 52       | 84       | 96       |  |  |
| Bank 2   | 52                | 52       | 84       | 96       |  |  |
| Bank 3   | 16                | 16       | 28       | 36       |  |  |
| Bank 4   | 16                | 16       | 24       | 24       |  |  |
| Bank 5   | 20                | 20       | 32       | 36       |  |  |
| Total General Purpose Single Ended IO                  | 206               | 206      | 335      | 383      |  |  |
| Differential IO per Bank                               |                   | •        |          | •        |  |  |
| Bank 0   | 25                | 25       | 42       | 48       |  |  |
| Bank 1   | 26                | 26       | 42       | 48       |  |  |
| Bank 2   | 26                | 26       | 42       | 48       |  |  |
| Bank 3   | 8                 | 8        | 14       | 18       |  |  |
| Bank 4   | 8                 | 8        | 12       | 12       |  |  |
| Bank 5   | 10                | 10       | 16       | 18       |  |  |
| Total General Purpose Differential IO                  | 103               | 103      | 168      | 192      |  |  |
| Dual Function IO                                       | 37                | 37       | 37       | 45       |  |  |
| Number 7:1 or 8:1 Gearboxes                            | •                 |          |          | •        |  |  |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 20                | 20       | 22       | 24       |  |  |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 20                | 20       | 22       | 24       |  |  |
| High-speed Differential Outputs                        | •                 |          |          | •        |  |  |
| Bank 0   | 20                | 20       | 21       | 24       |  |  |
| VCCIO Pins   | •                 |          |          | •        |  |  |
| Bank 0   | 4                 | 4        | 5        | 9        |  |  |
| Bank 1   | 3                 | 4        | 5        | 9        |  |  |
| Bank 2   | 4                 | 4        | 5        | 9        |  |  |
| Bank 3   | 2                 | 1        | 2        | 3        |  |  |
| Bank 4   | 2                 | 2        | 2        | 3        |  |  |
| Bank 5   | 2                 | 1        | 2        | 3        |  |  |
| VCC  | 8                 | 8        | 10       | 12       |  |  |
| GND  | 24                | 24       | 33       | 52       |  |  |
| NC   | 0                 | 1        | 0        | 0        |  |  |
| Reserved for Configuration                             | 1                 | 1        | 1        | 1        |  |  |
| Total Count of Bonded Pins                             | 256               | 256      | 400      | 484      |  |  |



| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-2100E-6MG324I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-2100C-5BG256C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | СОМ   |
| LCMXO3L-2100C-6BG256C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-2100C-5BG256I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-2100C-6BG256I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-2100C-5BG324C     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-2100C-6BG324C     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-2100C-5BG324I     | 2100 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-2100C-6BG324I     | 2100 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
|                           |      |                |       |                     |       |       |
| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
| LCMXO3L-4300E-5UWG81CTR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81CTR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81CTR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | COM   |
| LCMXO3L-4300E-5UWG81ITR   | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5UWG81ITR50 | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5UWG81ITR1K | 4300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 81    | IND   |
| LCMXO3L-4300E-5MG121C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-4300E-6MG121C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-4300E-5MG121I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-4300E-6MG121I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-4300E-5MG256C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-4300E-6MG256C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-4300E-5MG256I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-4300E-6MG256I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-4300E-5MG324C     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-4300E-6MG324C     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-4300E-5MG324I     | 4300 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-4300E-6MG324I     | 4300 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | IND   |
| LCMXO3L-4300C-5BG256C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-4300C-6BG256C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-4300C-5BG256I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-4300C-6BG256I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-4300C-5BG324C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | COM   |
| LCMXO3L-4300C-6BG324C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | СОМ   |
| LCMXO3L-4300C-5BG324I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-4300C-6BG324I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 324   | IND   |
| LCMXO3L-4300C-5BG400C     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | СОМ   |
| LCMXO3L-4300C-6BG400C     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | СОМ   |
| LCMXO3L-4300C-5BG400I     | 4300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 400   | IND   |
| LCMXO3L-4300C-6BG400I     | 4300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 400   | IND   |





| Date          | Version | Section                             | Change Summary  |
|---------------|---------|-------------------------------------|---|
| June 2014     | 1.0     | —                                   | Product name/trademark adjustment.  |
|               |         | Introduction                        | Updated Features section.   |
|               |         |                                     | Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.                     |
|               |         |                                     | Introduction section general update.  |
|               |         | Architecture                        | General update.   |
|               |         | DC and Switching<br>Characteristics | Updated sysIO Recommended Operating Conditions section. Removed V <sub>REF</sub> (V) column. Added standards.                             |
|               |         |                                     | Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.  |
|               |         |                                     | Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.                              |
|               |         |                                     | Updated Table 3-5, MIPI D-PHY Output DC Conditions.   |
|               |         |                                     | Updated Maximum sysIO Buffer Performance section.   |
|               |         |                                     | Updated MachXO3L External Switching Characteristics – C/E Device section.   |
| May 2014      | 00.3    | Introduction                        | Updated Features section.   |
|               |         |                                     | Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.   |
|               |         |                                     | General update of Introduction section.   |
|               |         | Architecture                        | General update.   |
|               |         | Pinout Information                  | Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.          |
|               |         | Ordering Information                | Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices. |
|               |         |                                     | Updated Ultra Low Power Commercial and Industrial Grade Devices,<br>Halogen Free (RoHS) Packaging section. Added part numbers.            |
| February 2014 | 00.2    | DC and Switching<br>Characteristics | Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.                               |
|               | 00.1    |                                     | Initial release.  |