E ·) (Lattile Semiconductor Corporation - LCMXO3LF-1300C-5BG256C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	206
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-1300c-5bg256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







 MachXO3L/LF-1300, MachXO3L/LF-2100, MachXO3L/LF-6900 and MachXO3L/LF-9400 are similar to MachXO3L/LF-4300. MachXO3L/LF-1300 has a lower LUT count, one PLL, and seven EBR blocks. MachXO3L/LF-2100 has a lower LUT count, one PLL, and eight EBR blocks. MachXO3L/LF-6900 has a higher LUT count, two PLLs, and 26 EBR blocks. MachXO3L/LF-9400 has a higher LUT count, two PLLs, and 48 EBR blocks.

• MachXO3L devices have NVCM, MachXO3LF devices have Flash.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO3L/LF family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT usage.

The MachXO3L/LF registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO3L/LF architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. These blocks are located at the ends of the on-chip NVCM/Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO3L/LF devices provide commonly used hardened functions such as SPI controller, I²C controller and timer/ counter.

MachXO3LF devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I²C and JTAG ports.

Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO3L/LF devices are available for operation from 3.3 V, 2.5 V and 1.2 V power sup-plies, providing easy integration into the overall system.



Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
 WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out ¹

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Routing

There are many resources provided in the MachXO3L/LF devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

Each MachXO3L/LF device has eight clock inputs (PCLK [T, C] [Banknum]_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO3L/LF architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO3L/LF devices have two edge clocks each on the top and bottom edges. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO3L/LF devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO3L/LF External Switching Characteristics table.

Primary clock signals for the MachXO3L/LF-1300 and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sys-CLOCK PLL outputs.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the $t_{I,OCK}$ parameter has been satisfied.

The MachXO3L/LF also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO3L/LF PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t_{LOCK} parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.



Figure 2-7. PLL Diagram

Table 2-4 provides signal descriptions of the PLL block.

Table 2-4	. PLL	Signal	Descriptions
-----------	-------	--------	--------------

Port Name	I/O	Description
CLKI	Ι	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	Ι	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	Ι	Dynamic Phase step – toggle shifts VCO phase adjust by one step.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



Figure 2-11. Group of Four Programmable I/O Cells





Output Gearbox

Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.

Table 2-10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]		
GDDRX4(8:1): D[7:0]		
GDDRX2(4:1)(IOL-A): D[3:0]		
GDDRX2(4:1)(IOL-C): D[7:4]		
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-14 shows the output gearbox block diagram.



Figure 2-14. Output Gearbox



More information on the output gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



Hot Socketing

The MachXO3L/LF devices have been carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO3L/LF ideal for many multiple power supply and hot-swap applications.

On-chip Oscillator

Every MachXO3L/LF device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-13 lists all the available MCLK frequencies.

Table 2-13. Available MCLK Frequencies

MCLK (MHz, Nominal)	MCLK (MHz, Nominal)	MCLK (MHz, Nominal)
2.08 (default)	9.17	33.25
2.46	10.23	38
3.17	13.3	44.33
4.29	14.78	53.2
5.54	20.46	66.5
7	26.6	88.67
8.31	29.56	133



Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

Port	I/O	Description
tc_clki	I	Timer/Counter input clock signal
tc_rstn	I	Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled
tc_ic	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping.
tc_int	0	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
tc_oc	0	Timer counter output signal



Table 2-17. MachXO3L/LF Power Saving Features Description

Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe V_{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1289, Power Estimation and Management for MachXO3 Devices.

Power On Reset

MachXO3L/LF devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO} (controls configuration) voltage levels. It then triggers download from the on-chip configuration NVCM/Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "E" devices without voltage regulators, V_{CCINT} is the same as the V_{CC} supply voltage. For "C" devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as NVCM/Flash Download Time ($t_{REFRESH}$) in the DC and Switching Characteristics section of this data sheet. Before and during configuration. Note that for "C" devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below $V_{PORDNBG}$ level (with the bandgap circuitry switched on) or below $V_{PORDNSRAM}$ level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. $V_{PORDNBG}$ and $V_{PORDNSRAM}$ are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once an "E" device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a mini-mal, low power POR circuit is still operational (this corresponds to the $V_{PORDNSRAM}$ reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.



Power-On-Reset Voltage Levels^{1, 2, 3, 4, 5}

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{PORUP}	Power-On-Reset ramp up trip point (band gap based circuit monitoring V_{CCINT} and $V_{CCIO0})$	0.9	_	1.06	V
V _{PORUPEXT}	Power-On-Reset ramp up trip point (band gap based circuit monitoring external V_{CC} power supply)	1.5	—	2.1	V
V _{PORDNBG}	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CCINT})$	0.75	—	0.93	V
V _{PORDNBGEXT}	Power-On-Reset ramp down trip point (band gap based circuit monitoring $\mathrm{V}_{\mathrm{CC}})$	0.98	_	1.33	V
V _{PORDNSRAM}	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{\mbox{CCINT}})$	_	0.6	_	V
V _{PORDNSRAMEXT}	Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CC})	_	0.96	—	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage.

3. Note that V_{PORUP} (min.) and V_{PORDNBG} (max.) are in different process corners. For any given process corner V_{PORDNBG} (max.) is always 12.0 mV below V_{PORUP} (min.).

4. V_{PORUPEXT} is for C devices only. In these devices a separate POR circuit monitors the external V_{CC} power supply.

5. V_{CCIO0} does not have a Power-On-Reset ramp down trip point. V_{CCIO0} must remain within the Recommended Operating Conditions to ensure proper operation.

Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Max.	Units
I _{DK}	Input or I/O leakage Current	$0 < V_{IN} < V_{IH}$ (MAX)	+/-1000	μΑ

1. Insensitive to sequence of V_{CC} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCIO} .

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCIO} < V_{CCIO}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}.

ESD Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



DC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH}$ (MAX)			+175	μΑ
	Input or I/O Leakage	Clamp OFF and $V_{IN} = V_{CCIO}$	-10	—	10	μΑ
I _{II} , I _{IH} ^{1, 4}		Clamp OFF and V _{CCIO} - 0.97 V < V _{IN} < V _{CCIO}	-175	_	—	μA
		Clamp OFF and 0 V < V_{IN} < V_{CCIO} - 0.97 V	_		10	μΑ
		Clamp OFF and V _{IN} = GND	_		10	μΑ
		Clamp ON and 0 V < V_{IN} < V_{CCIO}			10	μΑ
I _{PU}	I/O Active Pull-up Current	0 < V _{IN} < 0.7 V _{CCIO}	-30		-309	μΑ
I _{PD}	I/O Active Pull-down Current	V _{IL} (MAX) < V _{IN} < V _{CCIO}	30	—	305	μA
I _{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30	—	—	μA
I _{BHHS}	Bus Hold High sustaining current	V _{IN} = 0.7V _{CCIO}	-30	_	_	μΑ
I _{BHLO}	Bus Hold Low Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$	_	—	305	μΑ
І _{внно}	Bus Hold High Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$	_	_	-309	μΑ
V _{BHT} ³	Bus Hold Trip Points		V _{IL} (MAX)	—	V _{IH} (MIN)	V
C1	I/O Capacitance ²	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	3	5	9	pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	3	5.5	7	pf
		V _{CCIO} = 3.3 V, Hysteresis = Large	_	450	—	mV
		V _{CCIO} = 2.5 V, Hysteresis = Large		250	—	mV
		V _{CCIO} = 1.8 V, Hysteresis = Large		125	—	mV
V	Hysteresis for Schmitt	V _{CCIO} = 1.5 V, Hysteresis = Large	_	100	_	mV
VHYST	Trigger Inputs⁵	V _{CCIO} = 3.3 V, Hysteresis = Small	_	250	_	mV
		V _{CCIO} = 2.5 V, Hysteresis = Small	_	150	_	mV
		V _{CCIO} = 1.8 V, Hysteresis = Small	—	60	—	mV
		V _{CCIO} = 1.5 V, Hysteresis = Small	_	40	—	mV

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25 °C, f = 1.0 MHz.

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

 When V_{IH} is higher than V_{CCIO}, a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-tolow transition. For true LVDS output pins in MachXO3L/LF devices, V_{IH} must be less than or equal to V_{CCIO}.

5. With bus keeper circuit turned on. For more details, refer to TN1280, MachXO3 sysIO Usage Guide.



BLVDS

The MachXO3L/LF family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example



Table 3-2. BLVDS DC Conditions¹

Over Recommended	Operating	Conditions
	operating	Contaitions

		Noi			
Symbol	Description	Zo = 45	Zo = 90	Units	
Z _{OUT}	Output impedance	20	20	Ohms	
R _S	Driver series resistance		80	Ohms	
R _{TLEFT}	Left end termination	45	90	Ohms	
R _{TRIGHT}	Right end termination	45	90	Ohms	
V _{OH}	Output high voltage	1.376	1.480	V	
V _{OL}	Output low voltage	1.124	1.020	V	
V _{OD}	Output differential voltage	0.253	0.459	V	
V _{CM}	Output common mode voltage	1.250	1.250	V	
I _{DC}	DC output current	11.236	10.204	mA	

1. For input buffer, see LVDS table.



DC and Switching Characteristics MachXO3 Family Data Sheet

Parameter Description Device Min. Max. Max. Max. Max. General VO Pin Parameters (Using Edge Clock without PLL)				-	-6		-5	
General I/O Pin Parameters (Using Edge Clock without PLL) 7.53 7.76 ns t _{COE} Clock to Output - PIO Output Register MachXO3/LF-1300 - 7.53 - 7.76 ns MachXO3/LF-2100 - 7.53 - 7.76 ns MachXO3/LF-4400 - 8.93 - 9.35 ns MachXO3/LF-1300 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.019 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.20 - ns MachXO3/LF-9400 - 2.24 - ns t _{HE} Clock to Data Hold - PIO Input Register MachXO3/LF-9400 1.97 - 2.24 - ns MachXO3/LF-9400 1.97 - 2.24 - ns	Parameter Description		Device	Min.	Max.	Min.	Max.	Units
tcoe Clock to Output - PIO Output Register MachXO3L/LF-1300 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-9400 8.93 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 -0.16 ns MachXO3L/LF-9400 -0.19 ns MachXO3L/LF-9400 -0.17 0.18 ns MachXO3L/LF-9400 -1.224 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 - 2.24 ns MachXO3L/LF-9400	General I/O	Pin Parameters (Using Edge Clock without	t PLL)	-				
MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-4300 7.53 7.76 ns MachXO3L/LF-4300 8.93 7.76 ns MachXO3L/LF-100 -0.19 7.53 7.76 ns MachXO3L/LF-100 -0.19 0.19 1.93 ns MachXO3L/LF-2000 -0.19 0.16 - 0.16 - 0.16 - ns MachXO3L/LF-3000 -0.10 ns MachXO3L/LF-4300 -0.17 1.81 - ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24			MachXO3L/LF-1300	_	7.53	_	7.76	ns
CODE Clock to Output - PIO Output Register MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-9400 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 -0.19 -0.19 ns MachXO3L/LF-9300 -0.16 -0.16 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 <td></td> <td></td> <td>MachXO3L/LF-2100</td> <td></td> <td>7.53</td> <td>—</td> <td>7.76</td> <td>ns</td>			MachXO3L/LF-2100		7.53	—	7.76	ns
MachXO3L/LF-6900 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-1300 1.91 1.9.35 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 -0.19 ns MachXO3L/LF-4000 -0.20 -0.20 ns MachXO3L/LF-4000 1.97 2.24 ns MachXO3L/LF-2100 1.88 2.25 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.98 2.25 ns MachXO3L/LF-4300 1.96 - 1.69 ns <	t _{COE}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	7.45	_	7.68	ns
MachXO3L/LF-9400 - 8.93 - 9.35 ns tsuE Clock to Data Setup - PIO Input Register MachXO3L/LF-1300 -0.19 - -0.19 - ns MachXO3L/LF-2100 -0.19 - -0.19 - ns MachXO3L/LF-2400 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 1.97 - 2.24 - ns MachXO3L/LF-9400 1.88 - 2.16 - ns MachXO3L/LF-9400 1.88 - 2.24 - ns MachXO3L/LF-9400 1.88 - 1.89 - ns MachXO3L/LF-9400 1.98 - 2.24 - ns MachXO3L/LF-9400 1.56 -			MachXO3L/LF-6900	—	7.53	_	7.76	ns
$t_{SUE} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			MachXO3L/LF-9400	—	8.93	—	9.35	ns
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-2100 -0.19 0.19 ns MachXO3L/LF-6300 -0.16 -0.16 ns MachXO3L/LF-6900 -0.19 -0.19 ns MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97			MachXO3L/LF-1300	-0.19		-0.19		ns
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 -0.16 -0.16 ns MachXO3L/LF-900 -0.19 -0.19 ns MachXO3L/LF-900 -0.20 -0.20 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24			MachXO3L/LF-2100	-0.19	_	-0.19	_	ns
MachXO3L/LF-6900 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-1300 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-6900 1.97 - 2.24 - ns MachXO3L/LF-6900 1.98 - 2.25 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.71 - 1.88 - ns MachXO3L/LF-9400 1.71 - 1.85 - ns MachXO3L/LF-9400 -0.23 - -0.23 - ns	t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.16	—	-0.16	—	ns
MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-1300 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-4300 1.89 2.16 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.74 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns			MachXO3L/LF-6900	-0.19		-0.19		ns
$t_{HE} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Hold - PIO Input Register} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Setup - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Input Delay} = t_{Clock to Data Input I$			MachXO3L/LF-9400	-0.20		-0.20		ns
the Clock to Data Hold - PIO Input Register MachXO3L/LF-2100 1.97 — 2.24 — ns MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — 0.23 — 0.23 — ns MachXO3L/LF-9400 -0.030 <td></td> <td></td> <td>MachXO3L/LF-1300</td> <td>1.97</td> <td></td> <td>2.24</td> <td></td> <td>ns</td>			MachXO3L/LF-1300	1.97		2.24		ns
t_HE Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — -0.23 — ns MachXO3L/LF-9400 -0.030 - -0.30			MachXO3L/LF-2100	1.97		2.24		ns
MachXO3L/LF-6900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 ns MachXO3L/LF-9400 -0.30 ns MachXO3L/LF-9400 -0.30	t _{HE}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.89		2.16		ns
MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.34 - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-9400			MachXO3L/LF-6900	1.97		2.24		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 -0.34 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400			MachXO3L/LF-9400	1.98		2.25		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-6900 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.34 ns ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 5.98 6.01 ns MachXO3L/LF-1300 -			MachXO3L/LF-1300	1.56		1.69		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-4300 1.74 — 1.88 — ns MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-2100 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-2100 -		Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-2100	1.56		1.69		ns
Mini Data Input Delay MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.24 — -0.23 — ns MachXO3L/LF-9400 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-1300 - 5.99 - 6.02	t _{SU DELE}		MachXO3L/LF-4300	1.74		1.88		ns
MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 5.98 6.01 ns MachXO3L/LF-1300 5.99 6.02 ns MachXO3L/LF-6900 5.55 6.13 ns MachXO3L/L	00_0		MachXO3L/LF-6900	1.66		1.81		ns
tH_DELE MachXO3L/LF-1300 -0.23 - - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.24 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-4300 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 5.55 - 6.13 ns MachXO3L/LF-2100 0.36 - 0			MachXO3L/LF-9400	1.71		1.85		ns
tH_DELE Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-2100 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-4300 -0.29 -0.29 ns MachXO3L/LF-6900 -0.29 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) 5.98 6.01 ns MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns MachXO3			MachXO3L/LF-1300	-0.23		-0.23		ns
t _{H_DELE} Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-4300 -0.34 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - -0.30 - ns General I/O Pin Parameters (Using Primary Clock with PLL) - 5.98 - 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns		Clock to Data Hold - PIO Input Register with	MachXO3L/LF-2100	-0.23		-0.23		ns
MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-9400 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 ns MachXO3L/LF-6900 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns	t _{H DELE}		MachXO3L/LF-4300	-0.34		-0.34		ns
MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-1300 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns		Input Data Delay	MachXO3L/LF-6900	-0.29		-0.29		ns
General I/O Pin Parameters (Using Primary Clock with PLL) t _{COPLL} MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 - 6.06 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns			MachXO3L/LF-9400	-0.30	_	-0.30	_	ns
MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns	General I/O Pin Parameters (Using Primary Clock with PLL)							
MachXO3L/LF-2100 — 5.98 — 6.01 ns MachXO3L/LF-4300 — 5.99 — 6.02 ns MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns			MachXO3L/LF-1300	_	5.98	_	6.01	ns
t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns MachXO3L/LF-2100 0.36 ns 1000000000000000000000000000000000000			MachXO3L/LF-2100		5.98	_	6.01	ns
MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns	t _{COPLI}	Clock to Output - PIO Output Register	MachXO3L/LF-4300		5.99	_	6.02	ns
MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-6900	_	6.02	_	6.06	ns
MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-9400	_	5.55	_	6.13	ns
MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-1300	0.36		0.36		ns
	t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-2100	0.36		0.36		ns
t _{SUPU} Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 0.35 — 0.35 — ns			MachXO3L/LF-4300	0.35		0.35		ns
MachXO3L/LF-6900 0.34 — 0.34 — ns			MachXO3L/LF-6900	0.34		0.34		ns
MachXO3L/LF-9400 0.33 — 0.33 — ns			MachXO3L/LF-9400	0.33		0.33		ns
MachXO3L/LF-1300 0.42 — 0.49 — ns			MachXO3L/LF-1300	0.42		0.49		ns
MachXO3L/LF-2100 0.42 — 0.49 — ns			MachXO3L/LF-2100	0.42		0.49		ns
t _{HPL1} Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 0.43 — 0.50 — ns	t _{HPL1}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	0.43		0.50		ns
MachXO3L/LF-6900 0.46 — 0.54 — ns			MachXO3L/LF-6900	0.46		0.54		ns
MachXO3L/LF-9400 0.47 — 0.55 — ns			MachXO3L/LF-9400	0.47		0.55		ns



Pin Information Summary

	MachXO3L/LF -640	MachXO3L/LF-1300			
	CSFBGA121	WLCSP36	CSFBGA121	CSFBGA256	CABGA256
General Purpose IO per Bank					
Bank 0	24	15	24	50	50
Bank 1	26	0	26	52	52
Bank 2	26	9	26	52	52
Bank 3	24	4	24	16	16
Bank 4	0	0	0	16	16
Bank 5	0	0	0	20	20
Total General Purpose Single Ended IO	100	28	100	206	206
Differential IO per Bank	·	•			•
Bank 0	12	8	12	25	25
Bank 1	13	0	13	26	26
Bank 2	13	4	13	26	26
Bank 3	11	2	11	8	8
Bank 4	0	0	0	8	8
Bank 5	0	0	0	10	10
Total General Purpose Differential IO	49	14	49	103	103
Dual Function IO	33	25	33	33	33
Number 7:1 or 8:1 Gearboxes	·	•			•
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	7	3	7	14	14
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	7	2	7	14	14
High-speed Differential Outputs	-				
Bank 0	7	3	7	14	14
VCCIO Pins					
Bank 0	1	1	1	4	4
Bank 1	1	0	1	3	4
Bank 2	1	1	1	4	4
Bank 3	3	1	3	2	1
Bank 4	0	0	0	2	2
Bank 5	0	0	0	2	1
vcc	4	2	4	8	8
GND	10	2	10	24	24
NC	0	0	0	0	1
Reserved for Configuration	1	1	1	1	1
Total Count of Bonded Pins	121	36	121	256	256



MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

MachXO3 Part Number Description



Ordering Information

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LCMXO3L-9400C-6BG484I

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-6900E-5MG256C	6900	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-6MG256C	6900	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-5MG256I	6900	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-6MG256I	6900	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-5MG324C	6900	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-6MG324C	6900	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-5MG324I	6900	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3L-6900E-6MG324I	6900	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3L-6900C-5BG256C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-6BG256C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-5BG256I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-6BG256I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-5BG324C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-6BG324C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-5BG324I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-6BG324I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-5BG400C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-6BG400C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-5BG400I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-6900C-6BG400I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND
	Γ			Γ	I	I
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-9400E-5MG256C	9400	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-9400E-6MG256C	9400	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-9400E-5MG256I	9400	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-9400E-6MG256I	9400	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-9400C-5BG256C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-9400C-6BG256C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-9400C-5BG256I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-9400C-6BG256I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-9400C-5BG400C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-9400C-6BG400C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3L-9400C-5BG4001	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-9400C-6BG400I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	IND
LCMXO3L-9400C-5BG484C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	COM
LCMXO3L-9400C-6BG484C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	COM
LCMXO3L-9400C-5BG484I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	IND

2.5 V/3.3 V

6

Halogen-Free caBGA

484

IND

9400



MachXO3 Family Data Sheet Revision History

February 2017

Advance Data Sheet DS1047

Date	Version	Section	Change Summary
February 2017	1.8	Architecture	Updated Supported Standards section. Corrected "MDVS" to "MLDVS" in Table 2-11, Supported Input Standards.
		DC and Switching Characteristics	Updated ESD Performance section. Added reference to the MachXO2 Product Family Qualification Summary document.
			Updated Static Supply Current – C/E Devices section. Added footnote 7.
			Updated MachXO3L/LF External Switching Characteristics – C/E Devices section. — Populated values for MachXO3L/LF-9400. — Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, corrected "t _{DVB} " to "t _{DIB} " and "t _{DVA} " to "t _{DIA} " and revised their descriptions. — Added Figure 3-6, Receiver GDDR71_RX Waveforms and Figure 3-7, Transmitter GDDR71_TX Waveforms.
		Pinout Information	Updated the Pin Information Summary section. Added MachXO3L/LF- 9600C packages.
May 2016	1.7	DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Modified I/O Tri-state Volt- age Applied and Dedicated Input Voltage Applied footnotes.
			Updated sysIO Recommended Operating Conditions section. — Added standards. — Added V _{REF} (V) — Added footnote 4.
			Updated sysIO Single-Ended DC Electrical Characteristics section. Added I/O standards.
		Ordering Information	Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.
			Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Date	Version	Section	Change Summary
June 2014	1.0	—	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed V _{REF} (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
February 2014	00.2	DC and Switching Characteristics	Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.
	00.1		Initial release.