E · Clattice Semiconductor Corporation - <u>LCMXO3LF-1300E-6MG256C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	206
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-VFBGA
Supplier Device Package	256-CSFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-1300e-6mg256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







 MachXO3L/LF-1300, MachXO3L/LF-2100, MachXO3L/LF-6900 and MachXO3L/LF-9400 are similar to MachXO3L/LF-4300. MachXO3L/LF-1300 has a lower LUT count, one PLL, and seven EBR blocks. MachXO3L/LF-2100 has a lower LUT count, one PLL, and eight EBR blocks. MachXO3L/LF-6900 has a higher LUT count, two PLLs, and 26 EBR blocks. MachXO3L/LF-9400 has a higher LUT count, two PLLs, and 48 EBR blocks.

• MachXO3L devices have NVCM, MachXO3LF devices have Flash.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO3L/LF family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT usage.

The MachXO3L/LF registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO3L/LF architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. These blocks are located at the ends of the on-chip NVCM/Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO3L/LF devices provide commonly used hardened functions such as SPI controller, I²C controller and timer/ counter.

MachXO3LF devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I²C and JTAG ports.


Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO3L/LF devices are available for operation from 3.3 V, 2.5 V and 1.2 V power sup-plies, providing easy integration into the overall system.



PFU Blocks

The core of the MachXO3L/LF device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-3. PFU Block Diagram



Slices

Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2-1. Resources and Modes Available per Slice

	PFU Block						
Slice	Resources Modes						
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM					
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM					
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM					
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM					

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.



Figure 2-5. Primary Clocks for MachXO3L/LF Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.



Input Gearbox

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.

Table 2-9. Input Gearbox Signal List

Name	I/O Type	Description
D	Input	High-speed data input after programmable delay in PIO A input register block
ALIGNWD	Input	Data alignment signal from device core
SCLK	Input	Slow-speed system clock
ECLK[1:0]	Input	High-speed edge clock
RST	Input	Reset
Q[7:0]	Output	Low-speed data to device core: Video RX(1:7): Q[6:0] GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL0 from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-13 shows a block diagram of the input gearbox.



Figure 2-15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and MachXO3L/LF-9400 Banks



Figure 2-16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks





Embedded Hardened IP Functions

All MachXO3L/LF devices provide embedded hardened functions such as SPI, I²C and Timer/Counter. MachXO3LF devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-17.

Figure 2-17. Embedded Function Block Interface



Hardened I²C IP Core

Every MachXO3L/LF device contains two I^2C IP cores. These are the primary and secondary I^2C IP cores. Either of the two cores can be configured either as an I^2C master or as an I^2C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I^2C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I^2C Master. The I^2C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

User Flash Memory (UFM)

MachXO3LF devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I2C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

Standby Mode and Power Saving Options

MachXO3L/LF devices are available in two options, the C and E devices. The C devices have a built-in voltage regulator to allow for 2.5 V V_{CC} and 3.3 V V_{CC} while the E devices operate at 1.2 V V_{CC}.

MachXO3L/LF devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO3L/LF devices support a low power Stand-by mode.

In the stand-by mode the MachXO3L/LF devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I²C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO3L/LF devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO3L/LF devices contain security bits that, when set, prevent the readback of the SRAM configuration and NVCM/Flash spaces. The device can be in one of two modes:

- 1. Unlocked Readback of the SRAM configuration and NVCM/Flash spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the NVCM/Flash and SRAM OTP portions of the device. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

Password

The MachXO3LF supports a password-based security access feature also known as Flash Protect Key. Optionally, the MachXO3L device can be ordered with a custom specification (c-spec) to support this feature. The Flash Protect Key feature provides a method of controlling access to the Configuration and Programming modes of the device. When enabled, the Configuration and Programming edit mode operations (including Write, Verify and Erase operations) are allowed only when coupled with a Flash Protect Key which matches that expected by the device. Without a valid Flash Protect Key, the user can perform only rudimentary non-configuration operations such as Read Device ID. For more details, refer to TN1313, Using Password Security with MachXO3 Devices.

Dual Boot

MachXO3L/LF devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the external SPI Flash. The golden image MUST reside in an on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1292, MachXO3 Soft Error Detection Usage Guide.

Soft Error Correction

The MachXO3LF device supports Soft Error Correction (SEC). Optionally, the MachXO3L device can be ordered with a custom specification (c-spec) to support this feature. When BACKGROUND_RECONFIG is enabled using the Lattice Diamond Software in a design, asserting the PROGRAMN pin or issuing the REFRESH sysConfig command refreshes the SRAM array from configuration memory. Only the detected error bit is corrected. No other SRAM cells are changed, allowing the user design to function uninterrupted.

During the project design phase, if the overall system cannot guarantee containment of the error or its subsequent effects on downstream data or control paths, Lattice recommends using SED only. The MachXO3 can be then be soft-reset by asserting PROGRAMN or issuing the Refresh command over a sysConfig port in response to SED. Soft-reset additionally erases the SRAM array prior to the SRAM refresh, and asserts internal Reset circuitry to guarantee a known state. For more details, refer to TN1292, MachXO3 Soft Error Detection (SED)/Correction (SEC) Usage Guide.



TraceID

Each MachXO3L/LF device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I²C, or JTAG interfaces.

Density Shifting

The MachXO3L/LF family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the MachXO3 migration files.



Power-On-Reset Voltage Levels^{1, 2, 3, 4, 5}

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{PORUP}	Power-On-Reset ramp up trip point (band gap based circuit monitoring V_{CCINT} and $V_{CCIO0})$	0.9	_	1.06	V
V _{PORUPEXT}	Power-On-Reset ramp up trip point (band gap based circuit monitoring external V_{CC} power supply)	1.5	_	2.1	V
V _{PORDNBG}	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\mbox{CCINT}})$	0.75	_	0.93	V
V _{PORDNBGEXT}	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CC})$	0.98	_	1.33	V
V _{PORDNSRAM}	Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CCINT})	_	0.6	_	V
VPORDNSRAMEXT	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CC})$	_	0.96	_	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage.

3. Note that V_{PORUP} (min.) and V_{PORDNBG} (max.) are in different process corners. For any given process corner V_{PORDNBG} (max.) is always 12.0 mV below V_{PORUP} (min.).

4. V_{PORUPEXT} is for C devices only. In these devices a separate POR circuit monitors the external V_{CC} power supply.

5. V_{CCIO0} does not have a Power-On-Reset ramp down trip point. V_{CCIO0} must remain within the Recommended Operating Conditions to ensure proper operation.

Hot Socketing Specifications^{1, 2, 3}

Symbol Parameter		Condition	Max.	Units
I _{DK}	Input or I/O leakage Current	$0 < V_{IN} < V_{IH}$ (MAX)	+/-1000	μΑ

1. Insensitive to sequence of V_{CC} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCIO} .

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCIO} < V_{CCIO}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}.

ESD Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



MIPI D-PHY Emulation

MachXO3L/LF devices can support MIPI D-PHY unidirectional HS (High Speed) and bidirectional LP (Low Power) inputs and outputs via emulation. In conjunction with external resistors High Speed IOs use the LVDS25E buffer and Low Power IOs use the LVCMOS buffers. The scheme shown in Figure 3-4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3-5 is one possible solution for MIPI D-PHY Transmitter implementation.

Figure 3-4. MIPI D-PHY Input Using External Resistors




Table 3-4. MIPI DC Conditions¹

	Description	Min.	Тур.	Max.	Units
Receiver		1	1	1	
External Termi	nation				
RT	1% external resistor with VCCIO=2.5 V		50		Ohms
	1% external resistor with VCCIO=3.3 V		50	_	Ohms
High Speed					
VCCIO	VCCIO of the Bank with LVDS Emulated input buffer	_	2.5	_	V
	VCCIO of the Bank with LVDS Emulated input buffer	—	3.3	—	V
VCMRX	Common-mode voltage HS receive mode	150	200	250	mV
VIDTH	Differential input high threshold			100	mV
VIDTL	Differential input low threshold	-100		_	mV
VIHHS	Single-ended input high voltage			300	mV
VILHS	Single-ended input low voltage	100		—	mV
ZID	Differential input impedance	80	100	120	Ohms



MachXO3L/LF External Switching Characteristics – C/E Devices^{1, 2, 3, 4, 5, 6, 10}

			_	6	-5			
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units	
Clocks		I						
Primary Clo	ocks							
f _{MAX_PRI} ⁷	Frequency for Primary Clock Tree	All MachXO3L/LF devices		388	—	323	MHz	
t _{W_PRI}	Clock Pulse Width for Primary Clock	All MachXO3L/LF devices	0.5	_	0.6		ns	
W_PNI		MachXO3L/LF-1300	_	867	—	897	ps	
		MachXO3L/LF-2100		867	_	897	ps	
t _{SKEW_PRI}	Primary Clock Skew Within a Device	MachXO3L/LF-4300		865	_	892	ps	
0.12.1		MachXO3L/LF-6900		902	_	942	ps	
		MachXO3L/LF-9400	_	908	_	950	ps	
Edge Clock								
f _{MAX_EDGE} ⁷	Frequency for Edge Clock	MachXO3L/LF	_	400	_	333	MHz	
_	n Propagation Delay							
t _{PD}	Best case propagation delay through one LUT-4	All MachXO3L/LF devices	_	6.72	_	6.96	ns	
General I/O	Pin Parameters (Using Primary Clock with	out PLL)		I			1	
		MachXO3L/LF-1300	—	7.46	_	7.66	ns	
		MachXO3L/LF-2100	_	7.46	—	7.66	ns	
t _{CO}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	_	7.51	_	7.71	ns	
00		MachXO3L/LF-6900	_	7.54	_	7.75	ns	
		MachXO3L/LF-9400	_	7.53	_	7.83	ns	
		MachXO3L/LF-1300	-0.20		-0.20	—	ns	
		MachXO3L/LF-2100	-0.20	—	-0.20		ns	
t _{SU}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.23	—	-0.23		ns	
		MachXO3L/LF-6900	-0.23	_	-0.23		ns	
		MachXO3L/LF-9400	-0.24		-0.24	—	ns	
		MachXO3L/LF-1300	1.89	—	2.13		ns	
		MachXO3L/LF-2100	1.89	—	2.13		ns	
t _H	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.94	_	2.18	_	ns	
		MachXO3L/LF-6900	1.98	—	2.23		ns	
		MachXO3L/LF-9400	1.99	—	2.24		ns	
		MachXO3L/LF-1300	1.61	—	1.76		ns	
		MachXO3L/LF-2100	1.61		1.76		ns	
t _{SU_DEL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	1.66	_	1.81	_	ns	
00_DEE	with Data Input Delay	MachXO3L/LF-6900	1.53	_	1.67	_	ns	
		MachXO3L/LF-9400	1.65	_	1.80	<u> </u>	ns	
		MachXO3L/LF-1300	-0.23	_	-0.23	_	ns	
		MachXO3L/LF-2100	-0.23	_	-0.23	_	ns	
t _{H_DEL}	Clock to Data Hold - PIO Input Register with	MachXO3L/LF-4300	-0.25		-0.25		ns	
	Input Data Delay	MachXO3L/LF-6900	-0.21		-0.21		ns	
		MachXO3L/LF-9400	-0.24		-0.24		ns	
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO3L/LF devices		388		323	MHz	

Over Recommended Operating Conditions



DC and Switching Characteristics MachXO3 Family Data Sheet

			-	-6		5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
General I/O	Pin Parameters (Using Edge Clock without	t PLL)			1		1
		MachXO3L/LF-1300	—	7.53	—	7.76	ns
		MachXO3L/LF-2100	—	7.53	—	7.76	ns
t _{COE}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	7.45		7.68	ns
		MachXO3L/LF-6900	—	7.53		7.76	ns
		MachXO3L/LF-9400	—	8.93	—	9.35	ns
		MachXO3L/LF-1300	-0.19		-0.19		ns
		MachXO3L/LF-2100	-0.19		-0.19	_	ns
t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.16	_	-0.16	_	ns
		MachXO3L/LF-6900	-0.19		-0.19		ns
		MachXO3L/LF-9400	-0.20	_	-0.20	_	ns
		MachXO3L/LF-1300	1.97	_	2.24	_	ns
		MachXO3L/LF-2100	1.97		2.24		ns
t _{HE}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.89		2.16		ns
		MachXO3L/LF-6900	1.97	_	2.24	_	ns
		MachXO3L/LF-9400	1.98		2.25		ns
		MachXO3L/LF-1300	1.56		1.69	_	ns
	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-2100	1.56		1.69		ns
t _{SU_DELE}		MachXO3L/LF-4300	1.74	_	1.88	_	ns
_		MachXO3L/LF-6900	1.66	_	1.81	_	ns
		MachXO3L/LF-9400	1.71		1.85		ns
		MachXO3L/LF-1300	-0.23	_	-0.23	_	ns
		MachXO3L/LF-2100	-0.23		-0.23		ns
t _{H_DELE}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO3L/LF-4300	-0.34		-0.34		ns
	input bata bolay	MachXO3L/LF-6900	-0.29		-0.29		ns
		MachXO3L/LF-9400	-0.30		-0.30		ns
General I/O	Pin Parameters (Using Primary Clock with	PLL)					
		MachXO3L/LF-1300	—	5.98		6.01	ns
		MachXO3L/LF-2100	—	5.98	_	6.01	ns
t _{COPLL}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	5.99	—	6.02	ns
		MachXO3L/LF-6900	—	6.02	_	6.06	ns
		MachXO3L/LF-9400	—	5.55	_	6.13	ns
		MachXO3L/LF-1300	0.36	_	0.36	—	ns
		MachXO3L/LF-2100	0.36		0.36	_	ns
t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	0.35		0.35		ns
		MachXO3L/LF-6900	0.34	—	0.34	—	ns
		MachXO3L/LF-9400	0.33		0.33		ns
		MachXO3L/LF-1300	0.42		0.49		ns
		MachXO3L/LF-2100	0.42	—	0.49	—	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	0.43	—	0.50	_	ns
		MachXO3L/LF-6900	0.46		0.54		ns
		MachXO3L/LF-9400	0.47	—	0.55	—	ns



DC and Switching Characteristics MachXO3 Family Data Sheet

			-	6 –5		5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
	DRX4 Outputs with Clock and Data Centere X.ECLK.Centered ^{8, 9}	d at Pin Using PCLK Pin f	or Clock	Input –			
t _{DVB}	Output Data Valid Before CLK Output		0.455	—	0.570		ns
t _{DVA}	Output Data Valid After CLK Output	7	0.455	—	0.570	—	ns
f _{DATA}	DDRX4 Serial Output Data Speed	MachXO3L/LF devices,	—	800		630	Mbps
f _{DDRX4}	DDRX4 ECLK Frequency (minimum limited by PLL)	top side only	_	400	_	315	MHz
f _{SCLK}	SCLK Frequency	_	—	100	—	79	MHz
7:1 LVDS 0	outputs – GDDR71_TX.ECLK.7:1 ^{8,9}		•	•			
t _{DIB}	Output Data Invalid Before CLK Output		—	0.160		0.180	ns
t _{DIA}	Output Data Invalid After CLK Output	_	—	0.160	—	0.180	ns
f _{DATA}	DDR71 Serial Output Data Speed	MachXO3L/LF devices,	—	756	—	630	Mbps
f _{DDR71}	DDR71 ECLK Frequency	top side only	—	378		315	MHz
f _{CLKOUT}	7:1 Output Clock Frequency (SCLK) (mini- mum limited by PLL)	-	_	108	_	90	MHz
	Outputs with Clock and Data Centered at F X.ECLK.Centered ^{10, 11, 12}	in Using PCLK Pin for Clo	ck Input	-			
t _{DVB}	Output Data Valid Before CLK Output		0.200	—	0.200		UI
t _{DVA}	Output Data Valid After CLK Output		0.200	—	0.200		UI
f _{DATA} ¹⁴	MIPI D-PHY Output Data Speed	All MachXO3L/LF	—	900		900	Mbps
f _{DDRX4} ¹⁴	MIPI D-PHY ECLK Frequency (minimum limited by PLL)	devices, top side only	_	450	—	450	MHz
f _{SCLK} ¹⁴	SCLK Frequency	1	—	112.5	—	112.5	MHz

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

5. For Generic DDRX1 mode $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$.

6. The t_{SU DEL} and t_{H DEL} values use the SCLK_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).

7. This number for general purpose usage. Duty cycle tolerance is +/-10%.

8. Duty cycle is $\pm -5\%$ for system usage.

9. Performance is calculated with 0.225 UI.

10. Performance is calculated with 0.20 UI.

11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.

12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.

13. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

14. Above 800 Mbps is only supported with WLCSP and csfBGA packages

15. Between 800 Mbps to 900 Mbps:

a. VIDTH exceeds the MIPI D-PHY Input DC Conditions Table 3-4 and can be calculated with the equation tSU or tH = -0.0005*VIDTH + 0.3284

b. Example calculations

i. tSU and tHO = 0.28 with VIDTH = 100 mV

ii. tSU and tHO = 0.25 with VIDTH = 170 mV

iii. tSU and tHO = 0.20 with VIDTH = 270 mV



MachXO3 Family Data Sheet Pinout Information

February 2017

Advance Data Sheet DS1047

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
		[A/B/C/D] indicates the PIO within the group to which the pad is connected.
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.
NC	_	No connect.
GND	_	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.
VCC	_	V_{CC} – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.
VCCIOx		VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.
PLL and Clock Function	ons (Us	ed as user-programmable I/O pins when not used for PLL or clock pins)
[LOC]_GPLL[T, C]_IN	_	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
[LOC]_GPLL[T, C]_FB	_	Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
PCLK [n]_[2:0]	_	Primary Clock pads. One to three clock pads per side.
Test and Programming	g (Dual t	function pins used for test access port and during sysCONFIG™)
TMS	Ι	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	Ι	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	Ι	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin – Test Data output pin used to shift data out of the device using 1149.1.
		Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:
JTAGENB	Ι	If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.
		If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.
		For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



	MachXO3L/LF-2100								
	WLCSP49	CSFBGA121	CSFBGA256	CSFBGA324	CABGA256	CABGA324			
General Purpose IO per Bank	1								
Bank 0	19	24	50	71	50	71			
Bank 1	0	26	52	62	52	68			
Bank 2	13	26	52	72	52	72			
Bank 3	0	7	16	22	16	24			
Bank 4	0	7	16	14	16	16			
Bank 5	6	10	20	27	20	28			
Total General Purpose Single Ended IO	38	100	206	268	206	279			
Differential IO per Bank	1								
Bank 0	10	12	25	36	25	36			
Bank 1	0	13	26	30	26	34			
Bank 2	6	13	26	36	26	36			
Bank 3	0	3	8	10	8	12			
Bank 4	0	3	8	6	8	8			
Bank 5	3	5	10	13	10	14			
Total General Purpose Differential IO	19	49	103	131	103	140			
Dual Function IO	25	33	33	37	33	37			
Number 7:1 or 8:1 Gearboxes	•			•	•	•			
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	5	7	14	18	14	18			
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	6	13	14	18	14	18			
High-speed Differential Outputs	•			•	•	•			
Bank 0	5	7	14	18	14	18			
VCCIO Pins	1								
Bank 0	2	1	4	4	4	4			
Bank 1	0	1	3	4	4	4			
Bank 2	1	1	4	4	4	4			
Bank 3	0	1	2	2	1	2			
Bank 4	0	1	2	2	2	2			
Bank 5	1	1	2	2	1	2			
VCC	2	4	8	8	8	10			
GND	4	10	24	16	24	16			
NC	0	0	0	13	1	0			
Reserved for Configuration	1	1	1	1	1	1			
Total Count of Bonded Pins	49	121	256	324	256	324			



	MachXO3L/LF-9400C						
	CSFBGA256	CABGA256	CABGA400	CABGA484			
General Purpose IO per Bank				•			
Bank 0	50	50	83	95			
Bank 1	52	52	84	96			
Bank 2	52	52	84	96			
Bank 3	16	16	28	36			
Bank 4	16	16	24	24			
Bank 5	20	20	32	36			
Total General Purpose Single Ended IO	206	206	335	383			
Differential IO per Bank		•		•			
Bank 0	25	25	42	48			
Bank 1	26	26	42	48			
Bank 2	26	26	42	48			
Bank 3	8	8	14	18			
Bank 4	8	8	12	12			
Bank 5	10	10	16	18			
Total General Purpose Differential IO	103	103	168	192			
Dual Function IO	37	37	37	45			
Number 7:1 or 8:1 Gearboxes							
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	20	20	22	24			
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	20	20	22	24			
High-speed Differential Outputs							
Bank 0	20	20	21	24			
VCCIO Pins							
Bank 0	4	4	5	9			
Bank 1	3	4	5	9			
Bank 2	4	4	5	9			
Bank 3	2	1	2	3			
Bank 4	2	2	2	3			
Bank 5	2	1	2	3			
VCC	8	8	10	12			
GND	24	24	33	52			
NC	0	1	0	0			
Reserved for Configuration	1	1	1	1			
Total Count of Bonded Pins	256	256	400	484			



MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

MachXO3 Part Number Description



Ordering Information

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-6900E-5MG256C	6900	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-6900E-6MG256C	6900	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-6900E-5MG256I	6900	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-6900E-6MG256I	6900	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-6900E-5MG324C	6900	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3LF-6900E-6MG324C	6900	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3LF-6900E-5MG324I	6900	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3LF-6900E-6MG324I	6900	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3LF-6900C-5BG256C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-6900C-6BG256C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-6900C-5BG256I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-6900C-6BG256I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-6900C-5BG324C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3LF-6900C-6BG324C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3LF-6900C-5BG324I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3LF-6900C-6BG324I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3LF-6900C-5BG400C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3LF-6900C-6BG400C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3LF-6900C-5BG400I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3LF-6900C-6BG400I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-9400E-5MG256C	9400	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-9400E-6MG256C	9400	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-9400E-5MG256I	9400	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-9400E-6MG256I	9400	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-9400C-5BG256C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-9400C-6BG256C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-9400C-5BG256I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-9400C-6BG256I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-9400C-5BG400C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3LF-9400C-6BG400C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3LF-9400C-5BG400I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3LF-9400C-6BG400I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	400	IND
LCMXO3LF-9400C-5BG484C	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	COM
LCMXO3LF-9400C-6BG484C	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	COM
LCMXO3LF-9400C-5BG484I	9400	2.5 V/3.3 V	5	Halogen-Free caBGA	484	IND
LCMXO3LF-9400C-6BG484I	9400	2.5 V/3.3 V	6	Halogen-Free caBGA	484	IND



Date	Version	Section	Change Summary	
September 2015	1.5	DC and Switching Characteristics	Updated the MIPI D-PHY Emulation section. Revised Table 3-5, MIPI D- PHY Output DC Conditions. — Revised RL Typ. value. — Revised RH description and values.	
			Updated the Maximum sysIO Buffer Performance section. Revised MIPI Max. Speed value.	
			Updated the MachXO3L/LF External Switching Characteristics – C/E Devices section. Added footnotes 14 and 15.	
August 2015	1.4	Architecture	Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.	
		Ordering Information	Updated the top side markings section to indicate the use of LMXO3LF for the LCMXO3LF device.	
March 2015	1.3	All	General update. Added MachXO3LF devices.	
October 2014 1.2	1.2	Introduction	Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L- 2100 and XO3L-4300 IO for 324-ball csfBGA package.	
		Architecture	Updated the Dual Boot section. Corrected information on where the pri- mary bitstream and the golden image must reside.	
		Pinout Information	Updated the Pin Information Summary section.	
			Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.	
			Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.	
			Removed DQS Groups (Bank 1) section.	
			Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L- 2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.	
			Changed GND values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.	
			Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSF- BGA 324 package.	
		DC and Switching Characteristics	Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.	
			Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.	
			Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.	
July 2014 1.1	1.1	DC and Switching Characteristics	Updated the Static Supply Current – C/E Devices section. Added devices.	
			Updated the Programming and Erase Supply Current – C/E Device section. Added devices.	
			Updated the sysIO Single-Ended DC Electrical Characteristics section. Revised footnote 4.	
			Added the NVCM Download Time section.	
			Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.	
		Pinout Information	Updated the Pin Information Summary section.	
		Ordering Information	Updated the MachXO3L Part Number Description section. Added pack- ages.	
			Updated the Ordering Information section. General update.	