

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 264   |
| Number of Logic Elements/Cells | 2112  |
| Total RAM Bits                 | 75776   |
| Number of I/O                  | 279   |
| Number of Gates                | -   |
| Voltage - Supply               | 2.375V ~ 3.465V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 324-LFBGA   |
| Supplier Device Package        | 324-CABGA (15x15)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-2100c-6bg324c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-2100c-6bg324c</a> |

## Architecture Overview

The MachXO3L/LF family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). All logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figure 2-1 and Figure 2-2 show the block diagrams of the various family members.


**Figure 2-1. Top View of the MachXO3L/LF-1300 Device**



**Notes:**

- MachXO3L/LF-640 is similar to MachXO3L/LF-1300. MachXO3L/LF-640 has a lower LUT count.
- MachXO3L devices have NVCM, MachXO3LF devices have Flash.

**Figure 2-2. Top View of the MachXO3L/LF-4300 Device**



**Notes:**

- MachXO3L/LF-1300, MachXO3L/LF-2100, MachXO3L/LF-6900 and MachXO3L/LF-9400 are similar to MachXO3L/LF-4300. MachXO3L/LF-1300 has a lower LUT count, one PLL, and seven EBR blocks. MachXO3L/LF-2100 has a lower LUT count, one PLL, and eight EBR blocks. MachXO3L/LF-6900 has a higher LUT count, two PLLs, and 26 EBR blocks. MachXO3L/LF-9400 has a higher LUT count, two PLLs, and 48 EBR blocks.
- MachXO3L devices have NVCM, MachXO3LF devices have Flash.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO3L/LF family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT usage.

The MachXO3L/LF registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.


The MachXO3L/LF architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. These blocks are located at the ends of the on-chip NVCM/Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO3L/LF devices provide commonly used hardened functions such as SPI controller, I<sup>2</sup>C controller and timer/counter.

MachXO3LF devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I<sup>2</sup>C and JTAG ports.


Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO3L/LF devices are available for operation from 3.3 V, 2.5 V and 1.2 V power supplies, providing easy integration into the overall system.

**Figure 2-5. Primary Clocks for MachXO3L/LF Devices**



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.

**Figure 2-6. Secondary High Fanout Nets for MachXO3L/LF Devices**



## sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All MachXO3L/LF devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO3L/LF sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1282, [MachXO3 sysCLOCK PLL Design and Usage Guide](#).

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO3L/LF clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.




state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

### Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.

**Figure 2-9. Memory Core Reset**




For further information on the sysMEM EBR block, please refer to TN1290, [Memory Usage Guide for MachXO3 Devices](#).

### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

**Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram**



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of  $1/t_{MAX}$  (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPRreset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPRreset are always asynchronous EBR inputs. For more details refer to TN1290, [Memory Usage Guide for MachXO3 Devices](#).

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

## **Programmable I/O Cells (PIC)**

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



## PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

**Table 2-8. PIO Signal List**

| Pin Name | I/O Type | Description   |
|----------|----------|---|
| CE       | Input    | Clock Enable  |
| D        | Input    | Pin input from sysIO buffer.                        |
| INDD     | Output   | Register bypassed input.                            |
| INCK     | Output   | Clock input   |
| Q0       | Output   | DDR positive edge input                             |
| Q1       | Output   | Registered input/DDR negative edge input            |
| D0       | Input    | Output signal from the core (SDR and DDR)           |
| D1       | Input    | Output signal from the core (DDR)                   |
| TD       | Input    | Tri-state signal from the core                      |
| Q        | Output   | Data output signals to sysIO Buffer                 |
| TQ       | Output   | Tri-state output signals to sysIO Buffer            |
| SCLK     | Input    | System clock for input and output/tri-state blocks. |
| RST      | Input    | Local set reset signal                              |

### Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.

**Table 2-12. Supported Output Standards**


| Output Standard                 | V <sub>CCIO</sub> (Typ.) |
|---------------------------------|--------------------------|
| <b>Single-Ended Interfaces</b>  |                          |
| LVTTL                           | 3.3                      |
| LVC MOS33                       | 3.3                      |
| LVC MOS25                       | 2.5                      |
| LVC MOS18                       | 1.8                      |
| LVC MOS15                       | 1.5                      |
| LVC MOS12                       | 1.2                      |
| LVC MOS33, Open Drain           | —                        |
| LVC MOS25, Open Drain           | —                        |
| LVC MOS18, Open Drain           | —                        |
| LVC MOS15, Open Drain           | —                        |
| LVC MOS12, Open Drain           | —                        |
| PCI33                           | 3.3                      |
| <b>Differential Interfaces</b>  |                          |
| LVDS <sup>1</sup>               | 2.5, 3.3                 |
| BLVDS, MLVDS, RSDS <sup>1</sup> | 2.5                      |
| LVPECL <sup>1</sup>             | 3.3                      |
| MIPI <sup>1</sup>               | 2.5                      |
| LVTTL D                         | 3.3                      |
| LVC MOS33D                      | 3.3                      |
| LVC MOS25D                      | 2.5                      |
| LVC MOS18D                      | 1.8                      |

1. These interfaces can be emulated with external resistors in all devices.


## sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L/LF-1300 in the 256 Ball packages and the MachXO3L/LF-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L/LF-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.

**Figure 2-15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and MachXO3L/LF-9400 Banks**



**Figure 2-16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks**



**Figure 2-18. I<sup>2</sup>C Core Block Diagram**




Table 2-14 describes the signals interfacing with the I<sup>2</sup>C cores.

**Table 2-14. I<sup>2</sup>C Core Signal Description**

| Signal Name | I/O            | Description   |
|-------------|----------------|---|
| i2c_scl     | Bi-directional | Bi-directional clock line of the I <sup>2</sup> C core. The signal is an output if the I <sup>2</sup> C core is in master mode. The signal is an input if the I <sup>2</sup> C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO3L/LF device.                |
| i2c_sda     | Bi-directional | Bi-directional data line of the I <sup>2</sup> C core. The signal is an output when data is transmitted from the I <sup>2</sup> C core. The signal is an input when data is received into the I <sup>2</sup> C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO3L/LF device. |
| i2c_irqo    | Output         | Interrupt request output signal of the I <sup>2</sup> C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I <sup>2</sup> C register definitions.   |
| cfg_wake    | Output         | Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.   |
| cfg_stdby   | Output         | Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.  |

## Hardened SPI IP Core

Every MachXO3L/LF device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO3L/LF devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



# MachXO3 Family Data Sheet

## DC and Switching Characteristics

February 2017

Advance Data Sheet DS1047

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

|   | MachXO3L/LF E (1.2 V) | MachXO3L/LF C (2.5 V/3.3 V) |
|---|-----------------------|-----------------------------|
| Supply Voltage $V_{CC}$                       | –0.5 V to 1.32 V      | –0.5 V to 3.75 V            |
| Output Supply Voltage $V_{CCIO}$              | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| I/O Tri-state Voltage Applied <sup>4, 5</sup> | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| Dedicated Input Voltage Applied <sup>4</sup>  | –0.5 V to 3.75 V      | –0.5 V to 3.75 V            |
| Storage Temperature (Ambient)                 | –55 °C to 125 °C      | –55 °C to 125 °C            |
| Junction Temperature ( $T_J$ )                | –40 °C to 125 °C      | –40 °C to 125 °C            |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of –2 V to ( $V_{IHMAX} + 2$ ) volts is permitted for a duration of <20 ns.
5. The dual function I<sup>2</sup>C pins SCL and SDA are limited to –0.25 V to 3.75 V or to –0.3 V with a duration of <20 ns.

### Recommended Operating Conditions<sup>1</sup>

| Symbol               | Parameter                                   | Min.  | Max.  | Units |
|----------------------|---|-------|-------|-------|
| $V_{CC}^1$           | Core Supply Voltage for 1.2 V Devices       | 1.14  | 1.26  | V     |
|                      | Core Supply Voltage for 2.5 V/3.3 V Devices | 2.375 | 3.465 | V     |
| $V_{CCIO}^{1, 2, 3}$ | I/O Driver Supply Voltage                   | 1.14  | 3.465 | V     |
| $t_{JCOM}$           | Junction Temperature Commercial Operation   | 0     | 85    | °C    |
| $t_{JIND}$           | Junction Temperature Industrial Operation   | –40   | 100   | °C    |

1. Like power supplies must be tied together. For example, if  $V_{CCIO}$  and  $V_{CC}$  are both the same voltage, they must also be the same supply.
2. See recommended voltages by I/O standard in subsequent table.
3.  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

### Power Supply Ramp Rates<sup>1</sup>

| Symbol     | Parameter                                       | Min. | Typ. | Max. | Units |
|------------|---|------|------|------|-------|
| $t_{RAMP}$ | Power supply ramp rates for all power supplies. | 0.01 | —    | 100  | V/ms  |

1. Assumes monotonic ramp rates.

### DC Electrical Characteristics

#### Over Recommended Operating Conditions

| Symbol                 | Parameter  | Condition  | Min.           | Typ. | Max.           | Units   |
|------------------------|--|--|----------------|------|----------------|---------|
| $I_{IL}, I_{IH}^{1,4}$ | Input or I/O Leakage                               | Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH} (MAX)$   | —              | —    | +175           | $\mu A$ |
|                        |  | Clamp OFF and $V_{IN} = V_{CCIO}$  | -10            | —    | 10             | $\mu A$ |
|                        |  | Clamp OFF and $V_{CCIO} - 0.97 V < V_{IN} < V_{CCIO}$  | -175           | —    | —              | $\mu A$ |
|                        |  | Clamp OFF and $0 V < V_{IN} < V_{CCIO} - 0.97 V$   | —              | —    | 10             | $\mu A$ |
|                        |  | Clamp OFF and $V_{IN} = GND$   | —              | —    | 10             | $\mu A$ |
|                        |  | Clamp ON and $0 V < V_{IN} < V_{CCIO}$   | —              | —    | 10             | $\mu A$ |
| $I_{PU}$               | I/O Active Pull-up Current                         | $0 < V_{IN} < 0.7 V_{CCIO}$  | -30            | —    | -309           | $\mu A$ |
| $I_{PD}$               | I/O Active Pull-down Current                       | $V_{IL} (MAX) < V_{IN} < V_{CCIO}$   | 30             | —    | 305            | $\mu A$ |
| $I_{BHLS}$             | Bus Hold Low sustaining current                    | $V_{IN} = V_{IL} (MAX)$  | 30             | —    | —              | $\mu A$ |
| $I_{BHHS}$             | Bus Hold High sustaining current                   | $V_{IN} = 0.7V_{CCIO}$   | -30            | —    | —              | $\mu A$ |
| $I_{BHLO}$             | Bus Hold Low Overdrive current                     | $0 \leq V_{IN} \leq V_{CCIO}$  | —              | —    | 305            | $\mu A$ |
| $I_{BHHO}$             | Bus Hold High Overdrive current                    | $0 \leq V_{IN} \leq V_{CCIO}$  | —              | —    | -309           | $\mu A$ |
| $V_{BHT}^3$            | Bus Hold Trip Points                               |  | $V_{IL} (MAX)$ | —    | $V_{IH} (MIN)$ | V       |
| C1                     | I/O Capacitance <sup>2</sup>                       | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | 3              | 5    | 9              | pf      |
| C2                     | Dedicated Input Capacitance <sup>2</sup>           | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | 3              | 5.5  | 7              | pf      |
| $V_{HYST}$             | Hysteresis for Schmitt Trigger Inputs <sup>5</sup> | $V_{CCIO} = 3.3 V, \text{Hysteresis} = \text{Large}$   | —              | 450  | —              | mV      |
|                        |  | $V_{CCIO} = 2.5 V, \text{Hysteresis} = \text{Large}$   | —              | 250  | —              | mV      |
|                        |  | $V_{CCIO} = 1.8 V, \text{Hysteresis} = \text{Large}$   | —              | 125  | —              | mV      |
|                        |  | $V_{CCIO} = 1.5 V, \text{Hysteresis} = \text{Large}$   | —              | 100  | —              | mV      |
|                        |  | $V_{CCIO} = 3.3 V, \text{Hysteresis} = \text{Small}$   | —              | 250  | —              | mV      |
|                        |  | $V_{CCIO} = 2.5 V, \text{Hysteresis} = \text{Small}$   | —              | 150  | —              | mV      |
|                        |  | $V_{CCIO} = 1.8 V, \text{Hysteresis} = \text{Small}$   | —              | 60   | —              | mV      |
|                        |  | $V_{CCIO} = 1.5 V, \text{Hysteresis} = \text{Small}$   | —              | 40   | —              | mV      |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2.  $T_A = 25^\circ C$ ,  $f = 1.0 \text{ MHz}$ .
3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.
4. When  $V_{IH}$  is higher than  $V_{CCIO}$ , a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For true LVDS output pins in MachXO3L/LF devices,  $V_{IH}$  must be less than or equal to  $V_{CCIO}$ .
5. With bus keeper circuit turned on. For more details, refer to TN1280, [MachXO3 sysIO Usage Guide](#).

**Programming and Erase Supply Current – C/E Devices<sup>1, 2, 3, 4</sup>**

| Symbol            | Parameter   | Device                            | Typ. <sup>4</sup> | Units |
|-------------------|---|-----------------------------------|-------------------|-------|
| I <sub>CC</sub>   | Core Power Supply   | LCMXO3L/LF-1300C 256 Ball Package | 22.1              | mA    |
|                   |   | LCMXO3L/LF-2100C                  | 22.1              | mA    |
|                   |   | LCMXO3L/LF-2100C 324 Ball Package | 26.8              | mA    |
|                   |   | LCMXO3L/LF-4300C                  | 26.8              | mA    |
|                   |   | LCMXO3L/LF-4300C 400 Ball Package | 33.2              | mA    |
|                   |   | LCMXO3L/LF-6900C                  | 33.2              | mA    |
|                   |   | LCMXO3L/LF-9400C                  | 39.6              | mA    |
|                   |   | LCMXO3L/LF-640E                   | 17.7              | mA    |
|                   |   | LCMXO3L/LF-1300E                  | 17.7              | mA    |
|                   |   | LCMXO3L/LF-1300E 256 Ball Package | 18.3              | mA    |
|                   |   | LCMXO3L/LF-2100E                  | 18.3              | mA    |
|                   |   | LCMXO3L/LF-2100E 324 Ball Package | 20.4              | mA    |
|                   |   | LCMXO3L/LF-4300E                  | 20.4              | mA    |
|                   |   | LCMXO3L/LF-6900E                  | 23.9              | mA    |
|                   |   | LCMXO3L/LF-9400E                  | 28.5              | mA    |
| I <sub>CCIO</sub> | Bank Power Supply <sup>5</sup><br>V <sub>CCIO</sub> = 2.5 V | All devices                       | 0                 | mA    |

1. For further information on supply current, please refer to TN1289, [Power Estimation and Management for MachXO3 Devices](#).

2. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.


5. T<sub>J</sub> = 25 °C, power supplies at nominal voltage.

6. Per bank. V<sub>CCIO</sub> = 2.5 V. Does not include pull-up/pull-down.

### LVDS Emulation

MachXO3L/LF devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

**Figure 3-1. LVDS Using External Resistors (LVDS25E)**



**Table 3-1. LVDS25E DC Conditions**

#### Over Recommended Operating Conditions


| Parameter  | Description                 | Typ.  | Units |
|------------|-----------------------------|-------|-------|
| $Z_{OUT}$  | Output impedance            | 20    | Ohms  |
| $R_S$      | Driver series resistor      | 158   | Ohms  |
| $R_P$      | Driver parallel resistor    | 140   | Ohms  |
| $R_T$      | Receiver termination        | 100   | Ohms  |
| $V_{OH}$   | Output high voltage         | 1.43  | V     |
| $V_{OL}$   | Output low voltage          | 1.07  | V     |
| $V_{OD}$   | Output differential voltage | 0.35  | V     |
| $V_{CM}$   | Output common mode voltage  | 1.25  | V     |
| $Z_{BACK}$ | Back impedance              | 100.5 | Ohms  |
| $I_{DC}$   | DC output current           | 6.03  | mA    |



### MIPI D-PHY Emulation

MachXO3L/LF devices can support MIPI D-PHY unidirectional HS (High Speed) and bidirectional LP (Low Power) inputs and outputs via emulation. In conjunction with external resistors High Speed IOs use the LVDS25E buffer and Low Power IOs use the LVC MOS buffers. The scheme shown in Figure 3-4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3-5 is one possible solution for MIPI D-PHY Transmitter implementation.

**Figure 3-4. MIPI D-PHY Input Using External Resistors**




**Table 3-4. MIPI DC Conditions<sup>1</sup>**

|                             | Description                                       | Min. | Typ. | Max. | Units |
|-----------------------------|---|------|------|------|-------|
| <b>Receiver</b>             |   |      |      |      |       |
| <b>External Termination</b> |   |      |      |      |       |
| RT                          | 1% external resistor with VCCIO=2.5 V             | —    | 50   | —    | Ohms  |
|                             | 1% external resistor with VCCIO=3.3 V             | —    | 50   | —    | Ohms  |
| <b>High Speed</b>           |   |      |      |      |       |
| VCCIO                       | VCCIO of the Bank with LVDS Emulated input buffer | —    | 2.5  | —    | V     |
|                             | VCCIO of the Bank with LVDS Emulated input buffer | —    | 3.3  | —    | V     |
| VCMRX                       | Common-mode voltage HS receive mode               | 150  | 200  | 250  | mV    |
| VIDTH                       | Differential input high threshold                 | —    | —    | 100  | mV    |
| VIDTL                       | Differential input low threshold                  | -100 | —    | —    | mV    |
| VIHHS                       | Single-ended input high voltage                   | —    | —    | 300  | mV    |
| VILHS                       | Single-ended input low voltage                    | 100  | —    | —    | mV    |
| ZID                         | Differential input impedance                      | 80   | 100  | 120  | Ohms  |

|                  | Description   | Min. | Typ. | Max. | Units |
|------------------|---|------|------|------|-------|
| <b>Low Power</b> |   |      |      |      |       |
| VCCIO            | VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer |      | 1.2  |      | V     |
| VIH              | Logic 1 input voltage   | —    | —    | 0.88 | V     |
| VIL              | Logic 0 input voltage, not in ULP State                             | 0.55 | —    | —    | V     |
| VHYST            | Input hysteresis  | 25   | —    | —    | mV    |

1. Over Recommended Operating Conditions

**Figure 3-5. MIPI D-PHY Output Using External Resistors**



### I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCL clock frequency | —    | 400  | kHz   |

- MachXO3L/LF supports the following modes:
  - Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
  - Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
- Refer to the I<sup>2</sup>C specification for timing requirements.

### SPI Port Timing Specifications<sup>1</sup>


| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCK clock frequency | —    | 45   | MHz   |

- Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

### Switching Test Conditions

Figure 3-9 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

**Figure 3-9. Output Test Load, LVTTTL and LVCMOS Standards**



**Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                              | R1       | CL  | Timing Ref.                       | VT              |
|---|----------|-----|-----------------------------------|-----------------|
| LVTTTL and LVCMOS settings (L -> H, H -> L) | $\infty$ | 0pF | LVTTTL, LVCMOS 3.3 = 1.5 V        | —               |
|   |          |     | LVCMOS 2.5 = V <sub>CCIO</sub> /2 | —               |
|   |          |     | LVCMOS 1.8 = V <sub>CCIO</sub> /2 | —               |
|   |          |     | LVCMOS 1.5 = V <sub>CCIO</sub> /2 | —               |
|   |          |     | LVCMOS 1.2 = V <sub>CCIO</sub> /2 | —               |
| LVTTTL and LVCMOS 3.3 (Z -> H)              | 188      | 0pF | 1.5                               | V <sub>OL</sub> |
| LVTTTL and LVCMOS 3.3 (Z -> L)              |          |     | 1.5                               | V <sub>OH</sub> |
| Other LVCMOS (Z -> H)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OL</sub> |
| Other LVCMOS (Z -> L)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OH</sub> |
| LVTTTL + LVCMOS (H -> Z)                    |          |     | V <sub>OH</sub> - 0.15            | V <sub>OL</sub> |
| LVTTTL + LVCMOS (L -> Z)                    |          |     | V <sub>OL</sub> - 0.15            | V <sub>OH</sub> |
|   |          |     |                                   |                 |

Note: Output test conditions for all other interfaces are determined by the respective standards.

**MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|----------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-640E-5MG121C | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-6MG121C | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-640E-5MG121I | 640  | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-640E-6MG121I | 640  | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-1300E-5UWG36CTR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36CTR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | COM   |
| LCMXO3L-1300E-5UWG36ITR   | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR50 | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5UWG36ITR1K | 1300 | 1.2 V          | 5     | Halogen-Free WLCSP  | 36    | IND   |
| LCMXO3L-1300E-5MG121C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-6MG121C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-1300E-5MG121I     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-6MG121I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-1300E-5MG256C     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-6MG256C     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-1300E-5MG256I     | 1300 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300E-6MG256I     | 1300 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-1300C-5BG256C     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-6BG256C     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | COM   |
| LCMXO3L-1300C-5BG256I     | 1300 | 2.5 V / 3.3 V  | 5     | Halogen-Free caBGA  | 256   | IND   |
| LCMXO3L-1300C-6BG256I     | 1300 | 2.5 V / 3.3 V  | 6     | Halogen-Free caBGA  | 256   | IND   |

| Part Number               | LUTs | Supply Voltage | Speed | Package             | Leads | Temp. |
|---------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3L-2100E-5UWG49CTR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49CTR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | COM   |
| LCMXO3L-2100E-5UWG49ITR   | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR50 | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5UWG49ITR1K | 2100 | 1.2 V          | 5     | Halogen-Free WLCSP  | 49    | IND   |
| LCMXO3L-2100E-5MG121C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-6MG121C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | COM   |
| LCMXO3L-2100E-5MG121I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-6MG121I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 121   | IND   |
| LCMXO3L-2100E-5MG256C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-6MG256C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | COM   |
| LCMXO3L-2100E-5MG256I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-6MG256I     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 256   | IND   |
| LCMXO3L-2100E-5MG324C     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-6MG324C     | 2100 | 1.2 V          | 6     | Halogen-Free csfBGA | 324   | COM   |
| LCMXO3L-2100E-5MG324I     | 2100 | 1.2 V          | 5     | Halogen-Free csfBGA | 324   | IND   |

| Date           | Version | Section                          | Change Summary  |
|----------------|---------|----------------------------------|---|
| September 2015 | 1.5     | DC and Switching Characteristics | Updated the MIPI D-PHY Emulation section. Revised Table 3-5, MIPI D-PHY Output DC Conditions.<br>— Revised RL Typ. value.<br>— Revised RH description and values. |
|                |         |                                  | Updated the Maximum sysIO Buffer Performance section. Revised MIPI Max. Speed value.  |
|                |         |                                  | Updated the MachXO3L/LF External Switching Characteristics – C/E Devices section. Added footnotes 14 and 15.  |
| August 2015    | 1.4     | Architecture                     | Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.   |
|                |         | Ordering Information             | Updated the top side markings section to indicate the use of LMXO3LF for the LCMXO3LF device.   |
| March 2015     | 1.3     | All                              | General update. Added MachXO3LF devices.  |
| October 2014   | 1.2     | Introduction                     | Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L-2100 and XO3L-4300 IO for 324-ball csfBGA package.   |
|                |         | Architecture                     | Updated the Dual Boot section. Corrected information on where the primary bitstream and the golden image must reside.   |
|                |         | Pinout Information               | Updated the Pin Information Summary section.  |
|                |         |                                  | Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.  |
|                |         |                                  | Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.   |
|                |         |                                  | Removed DQS Groups (Bank 1) section.  |
|                |         |                                  | Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.  |
| July 2014      | 1.1     | DC and Switching Characteristics | Changed GND values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.  |
|                |         |                                  | Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.   |
|                |         |                                  | Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.  |
|                |         | DC and Switching Characteristics | Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.   |
|                |         |                                  | Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.  |
|                |         |                                  | Updated the Static Supply Current – C/E Devices section. Added devices.   |
|                |         | DC and Switching Characteristics | Updated the Programming and Erase Supply Current – C/E Device section. Added devices.   |
|                |         |                                  | Updated the sysIO Single-Ended DC Electrical Characteristics section. Revised footnote 4.   |
|                |         |                                  | Added the NVCM Download Time section.   |
|                |         |                                  | Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.   |
|                |         | Pinout Information               | Updated the Pin Information Summary section.  |
|                |         | Ordering Information             | Updated the MachXO3L Part Number Description section. Added packages.   |
|                |         |                                  | Updated the Ordering Information section. General update.   |