



Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 540 |
| Number of Logic Elements/Cells | 4320 |
| Total RAM Bits | 94208 |
| Number of I/O | 100 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 121-VFBGA, CSPBGA |
| Supplier Device Package | 121-CSFBGA (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-4300e-6mg121i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO3L/LF devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO3L/LF devices, please see TN1290, Memory Usage Guide for MachXO3 Devices.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| | SPR 16x4 | PDPR 16x4 | | | |
|--|----------|-----------|--|--|--|
| Number of slices | 3 | 3 | | | |
| Note: SPB = Single Port BAM, PDPB = Pseudo Dual Port BAM | | | | | |

ote: SPR = Single Port RAM, PDPR = Pseudo Dual



ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Routing

There are many resources provided in the MachXO3L/LF devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

Each MachXO3L/LF device has eight clock inputs (PCLK [T, C] [Banknum]_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO3L/LF architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO3L/LF devices have two edge clocks each on the top and bottom edges. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO3L/LF devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO3L/LF External Switching Characteristics table.

Primary clock signals for the MachXO3L/LF-1300 and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sys-CLOCK PLL outputs.



Figure 2-5. Primary Clocks for MachXO3L/LF Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.



Figure 2-6. Secondary High Fanout Nets for MachXO3L/LF Devices



sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All MachXO3L/LF devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO3L/LF sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO3L/LF clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



 Table 2-5. sysMEM Block Configurations

| Memory Mode | Configurations |
|------------------|--|
| Single Port | 8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 |
| True Dual Port | 8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 |
| Pseudo Dual Port | 8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 |
| FIFO | 8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 |

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the NVCM or Configuration Flash.

MachXO3LF EBR initialization data can also be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs used in your design to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. MachXO3LF devices have been designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.



| Port Name | Description | Active State |
|------------------|-----------------------------|-------------------|
| CLK | Clock | Rising Clock Edge |
| CE | Clock Enable | Active High |
| OCE ¹ | Output Clock Enable | Active High |
| RST | Reset | Active High |
| BE ¹ | Byte Enable | Active High |
| WE | Write Enable | Active High |
| AD | Address Bus | — |
| DI | Data In | _ |
| DO | Data Out | _ |
| CS | Chip Select | Active High |
| AFF | FIFO RAM Almost Full Flag | _ |
| FF | FIFO RAM Full Flag | _ |
| AEF | FIFO RAM Almost Empty Flag | _ |
| EF | FIFO RAM Empty Flag | _ |
| RPRST | FIFO RAM Read Pointer Reset | _ |

Table 2-6. EBR Signal Descriptions

1. Optional signals.

2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.

3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.

4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).

In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the read port clock, CSR is the read port clock.

The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

| Flag Name | Programming Range |
|-------------------|------------------------------------|
| Full (FF) | 1 to max (up to 2 ^N -1) |
| Almost Full (AF) | 1 to Full-1 |
| Almost Empty (AE) | 1 to Full-1 |
| Empty (EF) | 0 |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1293, Using Hardened Control Functions in MachXO3 Devices

Figure 2-19. SPI Core Block Diagram



Table 2-15 describes the signals interfacing with the SPI cores.

Table 2-15. SPI Core Signal Description

| Signal Name | I/O | Master/Slave | Description | |
|-------------|-----|--------------|---|--|
| spi_csn[0] | 0 | Master | SPI master chip-select output | |
| spi_csn[17] | 0 | Master | Additional SPI chip-select outputs (total up to eight slaves) | |
| spi_scsn | I | Slave | SPI slave chip-select input | |
| spi_irq | 0 | Master/Slave | Interrupt request | |
| spi_clk | I/O | Master/Slave | SPI clock. Output in master mode. Input in slave mode. | |
| spi_miso | I/O | Master/Slave | SPI data. Input in master mode. Output in slave mode. | |
| spi_mosi | I/O | Master/Slave | SPI data. Output in master mode. Input in slave mode. | |
| sn | I | Slave | Configuration Slave Chip Select (active low), dedicated for selecting the Configuration Logic. | |
| cfg_stdby | 0 | Master/Slave | Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab. | |
| cfg_wake | О | Master/Slave | Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab. | |



Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

| Port | I/O | Description |
|---------|-----|--|
| tc_clki | I | Timer/Counter input clock signal |
| tc_rstn | I | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled |
| tc_ic | I | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int | 0 | Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers |
| tc_oc | 0 | Timer counter output signal |



Configuration and Testing

This section describes the configuration and testing features of the MachXO3L/LF family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO3L/LF devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

Device Configuration

All MachXO3L/LF devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I²C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO3L/LF device:

- 1. Internal NVCM/Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I²C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1279, MachXO3 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO3L/ LF devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip NVCM/Flash, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



MachXO3 Family Data Sheet DC and Switching Characteristics

February 2017

Advance Data Sheet DS1047

Absolute Maximum Ratings^{1, 2, 3}

| | MachXO3L/LF E (1.2 V) | MachXO3L/LF C (2.5 V/3.3 V) |
|---|-----------------------|-----------------------------|
| Supply Voltage V _{CC} | –0.5 V to 1.32 V | 0.5 V to 3.75 V |
| Output Supply Voltage V _{CCIO} | –0.5 V to 3.75 V | –0.5 V to 3.75 V |
| I/O Tri-state Voltage Applied ^{4, 5} | –0.5 V to 3.75 V | –0.5 V to 3.75 V |
| Dedicated Input Voltage Applied ⁴ | –0.5 V to 3.75 V | –0.5 V to 3.75 V |
| Storage Temperature (Ambient) | –55 °C to 125 °C | –55 °C to 125 °C |
| Junction Temperature (T _J) | –40 °C to 125 °C | –40 °C to 125 °C |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

5. The dual function I^2C pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

Recommended Operating Conditions¹

| Symbol | Parameter | Min. | Max. | Units |
|--------------------------------------|--|-------|-------|-------|
| V 1 | Core Supply Voltage for 1.2 V Devices | 1.14 | 1.26 | V |
| V _{CC} ¹ | Core Supply Voltage for 2.5 V/3.3 V Devices 2.37 | 2.375 | 3.465 | V |
| V _{CCIO} ^{1, 2, 3} | I/O Driver Supply Voltage | 1.14 | 3.465 | V |
| t _{JCOM} | Junction Temperature Commercial Operation | 0 | 85 | °C |
| t _{JIND} | Junction Temperature Industrial Operation | -40 | 100 | °C |

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.

Power Supply Ramp Rates¹

| Symbol | Parameter | Min. | Тур. | Max. | Units |
|-------------------|---|------|------|------|-------|
| t _{RAMP} | Power supply ramp rates for all power supplies. | 0.01 | | 100 | V/ms |

1. Assumes monotonic ramp rates.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



DC Electrical Characteristics

| Parameter | Condition | Min. | Тур. | Max. | Units |
|---|--|---|---|---|---|
| | Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH}$ (MAX) | | _ | +175 | μA |
| Input or I/O Leakage | Clamp OFF and $V_{IN} = V_{CCIO}$ | -10 | _ | 10 | μA |
| | Clamp OFF and V _{CCIO} - 0.97 V < V _{IN} < V _{CCIO} | -175 | | — | μΑ |
| | Clamp OFF and 0 V < V_{IN} < V_{CCIO} - 0.97 V | | _ | 10 | μA |
| | Clamp OFF and V _{IN} = GND | | _ | 10 | μA |
| | Clamp ON and 0 V < V _{IN} < V _{CCIO} | | _ | 10 | μA |
| I/O Active Pull-up Current | 0 < V _{IN} < 0.7 V _{CCIO} | -30 | | -309 | μA |
| I/O Active Pull-down Current | V _{IL} (MAX) < V _{IN} < V _{CCIO} | 30 | | 305 | μA |
| Bus Hold Low sustaining current | $V_{IN} = V_{IL} (MAX)$ | 30 | | — | μA |
| Bus Hold High sustaining current | V _{IN} = 0.7V _{CCIO} | -30 | _ | _ | μΑ |
| Bus Hold Low Overdrive current | $0 \le V_{IN} \le V_{CCIO}$ | _ | _ | 305 | μΑ |
| Bus Hold High Overdrive current | $0 \le V_{IN} \le V_{CCIO}$ | _ | _ | -309 | μA |
| Bus Hold Trip Points | | V _{IL} (MAX) | _ | V _{IH} (MIN) | V |
| I/O Capacitance ² | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$ | 3 | 5 | 9 | pf |
| Dedicated Input Capacitance ² | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$ | 3 | 5.5 | 7 | pf |
| | V _{CCIO} = 3.3 V, Hysteresis = Large | | 450 | | mV |
| | V _{CCIO} = 2.5 V, Hysteresis = Large | | 250 | | mV |
| Hysteresis for Schmitt Trigger Inputs ⁵ | V _{CCIO} = 1.8 V, Hysteresis = Large | | 125 | | mV |
| | V _{CCIO} = 1.5 V, Hysteresis = Large | | 100 | | mV |
| | V _{CCIO} = 3.3 V, Hysteresis = Small | | 250 | | mV |
| | V _{CCIO} = 2.5 V, Hysteresis = Small | | 150 | | mV |
| | V _{CCIO} = 1.8 V, Hysteresis = Small | | 60 | | mV |
| | V _{CCIO} = 1.5 V, Hysteresis = Small | | 40 | | mV |
| | Input or I/O Leakage I/O Active Pull-up Current I/O Active Pull-down Current Bus Hold Low sustaining current Bus Hold Low sustaining current Bus Hold Low Overdrive current Bus Hold Low Overdrive current Bus Hold Trip Points I/O Capacitance ² Dedicated Input Capacitance ² Hysteresis for Schmitt | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25 °C, f = 1.0 MHz.

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

 When V_{IH} is higher than V_{CCIO}, a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-tolow transition. For true LVDS output pins in MachXO3L/LF devices, V_{IH} must be less than or equal to V_{CCIO}.

5. With bus keeper circuit turned on. For more details, refer to TN1280, MachXO3 sysIO Usage Guide.



Static Supply Current – C/E Devices^{1, 2, 3, 6}

| Symbol | Parameter | Device | Typ.⁴ | Units |
|-----------------|---|-----------------------------------|-------|-------|
| I _{CC} | Core Power Supply | LCMXO3L/LF-1300C 256 Ball Package | 4.8 | mA |
| | | LCMXO3L/LF-2100C | 4.8 | mA |
| | | LCMXO3L/LF-2100C 324 Ball Package | 8.45 | mA |
| | | LCMXO3L/LF-4300C | 8.45 | mA |
| | | LCMXO3L/LF-4300C 400 Ball Package | 12.87 | mA |
| | | LCMXO3L/LF-6900C7 | 12.87 | mA |
| | | LCMXO3L/LF-9400C7 | 17.86 | mA |
| | | LCMXO3L/LF-640E | 1.00 | mA |
| | | LCMXO3L/LF-1300E | 1.00 | mA |
| | | LCMXO3L/LF-1300E 256 Ball Package | 1.39 | mA |
| | | LCMXO3L/LF-2100E | 1.39 | mA |
| | | LCMXO3L/LF-2100E 324 Ball Package | 2.55 | mA |
| | | LCMXO3L/LF-4300E | 2.55 | mA |
| | | LCMXO3L/LF-6900E | 4.06 | mA |
| | | LCMXO3L/LF-9400E | 5.66 | mA |
| ICCIO | Bank Power Supply ⁵ VCCIO = 2.5 V | All devices | 0 | mA |

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip oscillator is off, on-chip PLL is off.

3. Frequency = 0 MHz.

4. $T_J = 25$ °C, power supplies at nominal voltage.

5. Does not include pull-up/pull-down.

6. To determine the MachXO3L/LF peak start-up current data, use the Power Calculator tool.

7. Determination of safe ambient operating conditions requires use of the Diamond Power Calculator tool.



sysIO Recommended Operating Conditions

| | | V _{CCIO} (V) | | V _{REF} (V) | | | |
|------------------------|-------|-----------------------|-------|----------------------|------|------|--|
| Standard | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| LVCMOS 3.3 | 3.135 | 3.3 | 3.465 | — | — | — | |
| LVCMOS 2.5 | 2.375 | 2.5 | 2.625 | — | — | — | |
| LVCMOS 1.8 | 1.71 | 1.8 | 1.89 | — | — | — | |
| LVCMOS 1.5 | 1.425 | 1.5 | 1.575 | — | — | — | |
| LVCMOS 1.2 | 1.14 | 1.2 | 1.26 | — | — | — | |
| LVTTL | 3.135 | 3.3 | 3.465 | — | — | — | |
| LVDS25 ^{1, 2} | 2.375 | 2.5 | 2.625 | — | — | — | |
| LVDS33 ^{1, 2} | 3.135 | 3.3 | 3.465 | — | — | — | |
| LVPECL ¹ | 3.135 | 3.3 3.465 — | | — | — | | |
| BLVDS ¹ | 2.375 | 2.5 | 2.625 | — | — | — | |
| MIPI ³ | 2.375 | 2.5 | 2.625 | | | — | |
| MIPI_LP ³ | 1.14 | 1.2 | 1.26 | — — (| | — | |
| LVCMOS25R33 | 3.135 | 3.3 | 3.6 | 1.1 | 1.25 | 1.4 | |
| LVCMOS18R33 | 3.135 | 3.3 | 3.6 | 0.75 | 0.9 | 1.05 | |
| LVCMOS18R25 | 2.375 | 2.5 | 2.625 | 0.75 | 0.9 | 1.05 | |
| LVCMOS15R33 | 3.135 | 3.3 | 3.6 | 0.6 | 0.75 | 0.9 | |
| LVCMOS15R25 | 2.375 | 2.5 | 2.625 | 0.6 | 0.75 | 0.9 | |
| LVCMOS12R334 | 3.135 | 3.3 | 3.6 | 8.6 0.45 0.6 | | 0.75 | |
| LVCMOS12R254 | 2.375 | 2.5 | 2.625 | 25 0.45 0.6 | | 0.75 | |
| LVCMOS10R334 | 3.135 | 3.3 | 3.6 | 0.35 | 0.5 | 0.65 | |
| LVCMOS10R254 | 2.375 | 2.5 | 2.625 | 0.35 | 0.5 | 0.65 | |

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. For the dedicated LVDS buffers.

3. Requires the addition of external resistors.

4. Supported only for inputs and BIDIs for -6 speed grade devices.



Typical Building Block Function Performance – C/E Devices¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

| Function | –6 Timing | Units |
|-----------------|-----------|-------|
| Basic Functions | | |
| 16-bit decoder | 8.9 | ns |
| 4:1 MUX | 7.5 | ns |
| 16:1 MUX | 8.3 | ns |

Register-to-Register Performance

| Function | –6 Timing | Units |
|--|-----------|-------|
| Basic Functions | | |
| 16:1 MUX | 412 | MHz |
| 16-bit adder | 297 | MHz |
| 16-bit counter | 324 | MHz |
| 64-bit counter | 161 | MHz |
| Embedded Memory Functions | | |
| 1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers) | 183 | MHz |
| Distributed Memory Functions | | |
| 16x4 Pseudo-Dual Port RAM (one PFU) | 500 | MHz |

 The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



Maximum sysIO Buffer Performance

| I/O Standard | Max. Speed | Units | |
|--------------|------------|-------|--|
| MIPI | 450 | MHz | |
| LVDS25 | 400 | MHz | |
| LVDS25E | 150 | MHz | |
| BLVDS25 | 150 | MHz | |
| BLVDS25E | 150 | MHz | |
| MLVDS25 | 150 | MHz | |
| MLVDS25E | 150 | MHz | |
| LVPECL33 | 150 | MHz | |
| LVPECL33E | 150 | MHz | |
| LVTTL33 | 150 | MHz | |
| LVTTL33D | 150 | MHz | |
| LVCMOS33 | 150 | MHz | |
| LVCMOS33D | 150 | MHz | |
| LVCMOS25 | 150 | MHz | |
| LVCMOS25D | 150 | MHz | |
| LVCMOS18 | 150 | MHz | |
| LVCMOS18D | 150 | MHz | |
| LVCMOS15 | 150 | MHz | |
| LVCMOS15D | 150 | MHz | |
| LVCMOS12 | 91 | MHz | |
| LVCMOS12D | 91 | MHz | |



DC and Switching Characteristics MachXO3 Family Data Sheet

| | | | - | 6 | -5 | | |
|----------------------|---|------------------|-------|------|-------|------|-------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Units |
| General I/O | Pin Parameters (Using Edge Clock without | t PLL) | | | 1 | | 1 |
| | | MachXO3L/LF-1300 | — | 7.53 | — | 7.76 | ns |
| | | MachXO3L/LF-2100 | — | 7.53 | — | 7.76 | ns |
| t _{COE} | Clock to Output - PIO Output Register | MachXO3L/LF-4300 | — | 7.45 | | 7.68 | ns |
| | | MachXO3L/LF-6900 | — | 7.53 | | 7.76 | ns |
| | | MachXO3L/LF-9400 | — | 8.93 | — | 9.35 | ns |
| | | MachXO3L/LF-1300 | -0.19 | | -0.19 | | ns |
| | | MachXO3L/LF-2100 | -0.19 | | -0.19 | _ | ns |
| t _{SUE} | Clock to Data Setup - PIO Input Register | MachXO3L/LF-4300 | -0.16 | _ | -0.16 | _ | ns |
| | | MachXO3L/LF-6900 | -0.19 | | -0.19 | | ns |
| | | MachXO3L/LF-9400 | -0.20 | _ | -0.20 | _ | ns |
| | | MachXO3L/LF-1300 | 1.97 | _ | 2.24 | _ | ns |
| | | MachXO3L/LF-2100 | 1.97 | | 2.24 | | ns |
| t _{HE} | Clock to Data Hold - PIO Input Register | MachXO3L/LF-4300 | 1.89 | | 2.16 | | ns |
| | | MachXO3L/LF-6900 | 1.97 | _ | 2.24 | _ | ns |
| | | MachXO3L/LF-9400 | 1.98 | | 2.25 | | ns |
| | | MachXO3L/LF-1300 | 1.56 | | 1.69 | _ | ns |
| | Clock to Data Setup - PIO Input Register with Data Input Delay | MachXO3L/LF-2100 | 1.56 | | 1.69 | | ns |
| t _{SU_DELE} | | MachXO3L/LF-4300 | 1.74 | _ | 1.88 | _ | ns |
| _ | | MachXO3L/LF-6900 | 1.66 | _ | 1.81 | _ | ns |
| | | MachXO3L/LF-9400 | 1.71 | | 1.85 | | ns |
| | | MachXO3L/LF-1300 | -0.23 | _ | -0.23 | _ | ns |
| | | MachXO3L/LF-2100 | -0.23 | | -0.23 | | ns |
| t _{H_DELE} | Clock to Data Hold - PIO Input Register with Input Data Delay | MachXO3L/LF-4300 | -0.34 | | -0.34 | | ns |
| | input bata bolay | MachXO3L/LF-6900 | -0.29 | | -0.29 | | ns |
| | | MachXO3L/LF-9400 | -0.30 | | -0.30 | | ns |
| General I/O | Pin Parameters (Using Primary Clock with | PLL) | | | | | |
| | | MachXO3L/LF-1300 | — | 5.98 | | 6.01 | ns |
| | | MachXO3L/LF-2100 | — | 5.98 | _ | 6.01 | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | MachXO3L/LF-4300 | — | 5.99 | — | 6.02 | ns |
| | | MachXO3L/LF-6900 | — | 6.02 | _ | 6.06 | ns |
| | | MachXO3L/LF-9400 | — | 5.55 | _ | 6.13 | ns |
| | | MachXO3L/LF-1300 | 0.36 | _ | 0.36 | — | ns |
| | | MachXO3L/LF-2100 | 0.36 | _ | 0.36 | _ | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | MachXO3L/LF-4300 | 0.35 | | 0.35 | | ns |
| | | MachXO3L/LF-6900 | 0.34 | — | 0.34 | — | ns |
| | | MachXO3L/LF-9400 | 0.33 | | 0.33 | | ns |
| | | MachXO3L/LF-1300 | 0.42 | | 0.49 | | ns |
| | | MachXO3L/LF-2100 | 0.42 | — | 0.49 | — | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | MachXO3L/LF-4300 | 0.43 | — | 0.50 | _ | ns |
| | | MachXO3L/LF-6900 | 0.46 | | 0.54 | | ns |
| | | MachXO3L/LF-9400 | 0.47 | — | 0.55 | — | ns |



NVCM/Flash Download Time^{1, 2}

| Symbol | Parameter | Device | Тур. | Units |
|----------------------|--------------------------|----------------------------------|------|-------|
| t _{REFRESH} | POR to Device I/O Active | LCMXO3L/LF-640 | 1.9 | ms |
| | | LCMXO3L/LF-1300 | 1.9 | ms |
| | | LCMXO3L/LF-1300 256-Ball Package | 1.4 | ms |
| | | LCMXO3L/LF-2100 | 1.4 | ms |
| | | LCMXO3L/LF-2100 324-Ball Package | 2.4 | ms |
| | | LCMXO3L/LF-4300 | 2.4 | ms |
| | | LCMXO3L/LF-4300 400-Ball Package | 3.8 | ms |
| | | LCMXO3L/LF-6900 | 3.8 | ms |
| | | LCMXO3L/LF-9400C | 5.2 | ms |

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The NVCM/Flash download time is measured starting from the maximum voltage of POR trip point.



MachXO3 Family Data Sheet Pinout Information

February 2017

Advance Data Sheet DS1047

Signal Descriptions

| Signal Name | I/O | Descriptions |
|--|-----------|--|
| General Purpose | | |
| | | [Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top). |
| | | [Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number. |
| | | [A/B/C/D] indicates the PIO within the group to which the pad is connected. |
| P[Edge] [Row/Column Number]_[A/B/C/D] | I/O | Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic. |
| | | During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased. |
| NC | _ | No connect. |
| GND | _ | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together. |
| VCC | _ | V_{CC} – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply. |
| VCCIOx | | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply. |
| PLL and Clock Function | ons (Us | ed as user-programmable I/O pins when not used for PLL or clock pins) |
| [LOC]_GPLL[T, C]_IN | _ | Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement. |
| [LOC]_GPLL[T, C]_FB | _ | Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement. |
| PCLK [n]_[2:0] | _ | Primary Clock pads. One to three clock pads per side. |
| Test and Programming | g (Dual t | function pins used for test access port and during sysCONFIG™) |
| TMS | Ι | Test Mode Select input pin, used to control the 1149.1 state machine. |
| ТСК | Ι | Test Clock input pin, used to clock the 1149.1 state machine. |
| TDI | Ι | Test Data input pin, used to load data into the device using an 1149.1 state machine. |
| TDO | 0 | Output pin – Test Data output pin used to shift data out of the device using 1149.1. |
| | | Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: |
| JTAGENB | Ι | If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. |
| | | If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins. |
| | | For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide. |

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Part Number | LUTs | Supply Voltage | Speed | Package | Leads | Temp. |
|------------------------|------|----------------|-------|---------------------|-------|-------|
| LCMXO3LF-6900E-5MG256C | 6900 | 1.2 V | 5 | Halogen-Free csfBGA | 256 | COM |
| LCMXO3LF-6900E-6MG256C | 6900 | 1.2 V | 6 | Halogen-Free csfBGA | 256 | COM |
| LCMXO3LF-6900E-5MG256I | 6900 | 1.2 V | 5 | Halogen-Free csfBGA | 256 | IND |
| LCMXO3LF-6900E-6MG256I | 6900 | 1.2 V | 6 | Halogen-Free csfBGA | 256 | IND |
| LCMXO3LF-6900E-5MG324C | 6900 | 1.2 V | 5 | Halogen-Free csfBGA | 324 | COM |
| LCMXO3LF-6900E-6MG324C | 6900 | 1.2 V | 6 | Halogen-Free csfBGA | 324 | COM |
| LCMXO3LF-6900E-5MG324I | 6900 | 1.2 V | 5 | Halogen-Free csfBGA | 324 | IND |
| LCMXO3LF-6900E-6MG324I | 6900 | 1.2 V | 6 | Halogen-Free csfBGA | 324 | IND |
| LCMXO3LF-6900C-5BG256C | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 256 | COM |
| LCMXO3LF-6900C-6BG256C | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 256 | COM |
| LCMXO3LF-6900C-5BG256I | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 256 | IND |
| LCMXO3LF-6900C-6BG256I | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 256 | IND |
| LCMXO3LF-6900C-5BG324C | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 324 | COM |
| LCMXO3LF-6900C-6BG324C | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 324 | COM |
| LCMXO3LF-6900C-5BG324I | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 324 | IND |
| LCMXO3LF-6900C-6BG324I | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 324 | IND |
| LCMXO3LF-6900C-5BG400C | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 400 | COM |
| LCMXO3LF-6900C-6BG400C | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 400 | COM |
| LCMXO3LF-6900C-5BG400I | 6900 | 2.5 V / 3.3 V | 5 | Halogen-Free caBGA | 400 | IND |
| LCMXO3LF-6900C-6BG400I | 6900 | 2.5 V / 3.3 V | 6 | Halogen-Free caBGA | 400 | IND |
| | | | | | | |
| Part Number | LUTs | Supply Voltage | Speed | Package | Leads | Temp. |
| LCMXO3LF-9400E-5MG256C | 9400 | 1.2 V | 5 | Halogen-Free csfBGA | 256 | COM |
| LCMXO3LF-9400E-6MG256C | 9400 | 1.2 V | 6 | Halogen-Free csfBGA | 256 | COM |
| LCMXO3LF-9400E-5MG256I | 9400 | 1.2 V | 5 | Halogen-Free csfBGA | 256 | IND |
| LCMXO3LF-9400E-6MG256I | 9400 | 1.2 V | 6 | Halogen-Free csfBGA | 256 | IND |
| LCMXO3LF-9400C-5BG256C | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 256 | COM |
| LCMXO3LF-9400C-6BG256C | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 256 | COM |
| LCMXO3LF-9400C-5BG256I | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 256 | IND |
| LCMXO3LF-9400C-6BG256I | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 256 | IND |
| LCMXO3LF-9400C-5BG400C | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 400 | COM |
| LCMXO3LF-9400C-6BG400C | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 400 | COM |
| LCMXO3LF-9400C-5BG400I | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 400 | IND |
| LCMXO3LF-9400C-6BG400I | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 400 | IND |
| LCMXO3LF-9400C-5BG484C | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 484 | COM |
| LCMXO3LF-9400C-6BG484C | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 484 | COM |
| LCMXO3LF-9400C-5BG484I | 9400 | 2.5 V/3.3 V | 5 | Halogen-Free caBGA | 484 | IND |
| LCMXO3LF-9400C-6BG484I | 9400 | 2.5 V/3.3 V | 6 | Halogen-Free caBGA | 484 | IND |





| Date | Version | Section | Change Summary |
|---------------|---------|-------------------------------------|---|
| June 2014 | 1.0 | — | Product name/trademark adjustment. |
| | | Introduction | Updated Features section. |
| | | | Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow. |
| | | | Introduction section general update. |
| | | Architecture | General update. |
| | | DC and Switching Characteristics | Updated sysIO Recommended Operating Conditions section. Removed V _{REF} (V) column. Added standards. |
| | | | Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard. |
| | | | Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions. |
| | | | Updated Table 3-5, MIPI D-PHY Output DC Conditions. |
| | | | Updated Maximum sysIO Buffer Performance section. |
| | | | Updated MachXO3L External Switching Characteristics – C/E Device section. |
| May 2014 | 00.3 | Introduction | Updated Features section. |
| | | | Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow. |
| | | | General update of Introduction section. |
| | | Architecture | General update. |
| | | Pinout Information | Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices. |
| | | Ordering Information | Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices. |
| | | | Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers. |
| February 2014 | 00.2 | DC and Switching Characteristics | Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters. |
| | 00.1 | | Initial release. |