E ·) (Fattice Semiconductor Corporation - LCMXO3LF-4300E-6MG324I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	540
Number of Logic Elements/Cells	4320
Total RAM Bits	94208
Number of I/O	268
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-VFBGA
Supplier Device Package	324-CSFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-4300e-6mg324i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
 WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out ¹

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Pin Name	I/О Туре	Description	
CE	Input	Clock Enable	
D	Input	Pin input from sysIO buffer.	
INDD	Output	Register bypassed input.	
INCK	Output	Clock input	
Q0	Output	DDR positive edge input	
Q1	Output	Registered input/DDR negative edge input	
D0	Input	Output signal from the core (SDR and DDR)	
D1	Input	Output signal from the core (DDR)	
TD	Input	Tri-state signal from the core	
Q	Output	Data output signals to sysIO Buffer	
TQ	Output	Tri-state output signals to sysIO Buffer	
SCLK	Input	System clock for input and output/tri-state blocks.	
RST	Input	Local set reset signal	

Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



Input Gearbox

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.

Table 2-9. Input Gearbox Signal List

Name	I/O Type	Description
D	Input	High-speed data input after programmable delay in PIO A input register block
ALIGNWD	Input	Data alignment signal from device core
SCLK	Input	Slow-speed system clock
ECLK[1:0]	Input	High-speed edge clock
RST	Input	Reset
Q[7:0]	Output	Low-speed data to device core: Video RX(1:7): Q[6:0] GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL0 from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-13 shows a block diagram of the input gearbox.



Figure 2-13. Input Gearbox



More information on the input gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



Output Gearbox

Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.

Table 2-10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]		
GDDRX4(8:1): D[7:0]		
GDDRX2(4:1)(IOL-A): D[3:0]		
GDDRX2(4:1)(IOL-C): D[7:4]		
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-14 shows the output gearbox block diagram.



sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO3L/LF devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) input buffers are powered using I/O supply voltage (V_{CCIO}). Each sysIO bank has its own V_{CCIO} .

MachXO3L/LF devices contain three types of sysIO buffer pairs.

1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential input buffers.

2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after V_{CC} and V_{CCIO} are at valid operating levels and the device has been configured.

3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two singleended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCIO0} have reached V_{PORUP} level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pulldown to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to V_{CCIO} as the default functionality). The I/O pins will maintain the blank configuration until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached V_{PORUP} levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

There are various ways a user can ensure that there are no spurious signals on critical outputs as the device powers up. These are discussed in more detail in TN1280, MachXO3 sysIO Usage Guide.

Supported Standards

The MachXO3L/LF sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO3L/LF devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO3L/LF devices. PCI support is provided in the bottom bank of the MachXO3L/LF devices. Table 2-11 summarizes the I/O characteristics of the MachXO3L/LF PLDs.



Figure 2-18. PC Core Block Diagram



Table 2-14 describes the signals interfacing with the I²C cores.

 Table 2-14. PC Core Signal Description

Signal Name	I/O	Description
i2c_scl	Bi-directional	Bi-directional clock line of the I ² C core. The signal is an output if the I ² C core is in master mode. The signal is an input if the I ² C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO3L/LF device.
i2c_sda	Bi-directional	Bi-directional data line of the l^2C core. The signal is an output when data is transmitted from the l^2C core. The signal is an input when data is received into the l^2C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of l^2C ports in each MachXO3L/LF device.
i2c_irqo	Output	Interrupt request output signal of the I ² C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I ² C register definitions.
cfg_wake	Output	Wake-up signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I^2C Tab.
cfg_stdby	Output	Stand-by signal – To be connected only to the power module of the MachXO3L/LF device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I^2C Tab.

Hardened SPI IP Core

Every MachXO3L/LF device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO3L/LF devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

Port	I/O	Description
tc_clki	I	Timer/Counter input clock signal
tc_rstn	I	Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled
tc_ic	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping.
tc_int	0	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
tc_oc	0	Timer counter output signal



MachXO3 Family Data Sheet DC and Switching Characteristics

February 2017

Advance Data Sheet DS1047

Absolute Maximum Ratings^{1, 2, 3}

	MachXO3L/LF E (1.2 V)	MachXO3L/LF C (2.5 V/3.3 V)
Supply Voltage V _{CC}	\ldots .–0.5 V to 1.32 V \ldots .	–0.5 V to 3.75 V
Output Supply Voltage V _{CCIO}	–0.5 V to 3.75 V	–0.5 V to 3.75 V
I/O Tri-state Voltage Applied ^{4, 5}	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Dedicated Input Voltage Applied ⁴	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Storage Temperature (Ambient)	–55 °C to 125 °C	–55 °C to 125 °C
Junction Temperature (T ₁)	–40 °C to 125 °C	–40 °C to 125 °C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

5. The dual function I^2C pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
Vaa ¹	Core Supply Voltage for 1.2 V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 2.5 V/3.3 V Devices	2.375	3.465	V
V _{CCIO} ^{1, 2, 3}	I/O Driver Supply Voltage	1.14	3.465	V
t _{JCOM}	Junction Temperature Commercial Operation	0	85	°C
t _{JIND}	Junction Temperature Industrial Operation	-40	100	°C

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.

Power Supply Ramp Rates¹

	iyp.	wax.	Units
t _{RAMP} Power supply ramp rates for all power supplies. 0.01	—	100	V/ms

1. Assumes monotonic ramp rates.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Programming and Erase Supply Current – C/E Devices^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ.⁴	Units
I _{CC}	Core Power Supply	LCMXO3L/LF-1300C 256 Ball Package	22.1	mA
		LCMXO3L/LF-2100C	22.1	mA
		LCMXO3L/LF-2100C 324 Ball Package	26.8	mA
		LCMXO3L/LF-4300C	26.8	mA
		LCMXO3L/LF-4300C 400 Ball Package	33.2	mA
		LCMXO3L/LF-6900C	33.2	mA
		LCMXO3L/LF-9400C	39.6	mA
		LCMXO3L/LF-640E	17.7	mA
		LCMXO3L/LF-1300E	17.7	mA
		LCMXO3L/LF-1300E 256 Ball Package	18.3	mA
		LCMXO3L/LF-2100E	18.3	mA
		LCMXO3L/LF-2100E 324 Ball Package	20.4	mA
		LCMXO3L/LF-4300E	20.4	mA
		LCMXO3L/LF-6900E	23.9	mA
		LCMXO3L/LF-9400E	28.5	mA
I _{CCIO}	Bank Power Supply ⁵ VCCIO = 2.5 V	All devices	0	mA

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes all inputs are held at $V_{\mbox{\scriptsize CCIO}}$ or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. $T_J = 25$ °C, power supplies at nominal voltage.

6. Per bank. $V_{CCIO} = 2.5$ V. Does not include pull-up/pull-down.



LVDS Emulation

MachXO3L/LF devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.





Note: All resistors are ±1%.

Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

Parameter	Description	Тур.	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	158	Ohms
R _P	Driver parallel resistor	140	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100.5	Ohms
I _{DC}	DC output current	6.03	mA



DC and Switching Characteristics MachXO3 Family Data Sheet

Parameter Description Device Min. Max. Max. Max. Max. General VO Pin Parameters (Using Edge Clock without PLL)				_	-6		-5	
General I/O Pin Parameters (Using Edge Clock without PLL) 7.53 7.76 ns t _{COE} Clock to Output - PIO Output Register MachXO3/LF-1300 - 7.53 - 7.76 ns MachXO3/LF-2100 - 7.53 - 7.76 ns MachXO3/LF-4400 - 8.93 - 9.35 ns MachXO3/LF-1300 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.019 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.20 - ns MachXO3/LF-9400 - 2.24 - ns t _{HE} Clock to Data Hold - PIO Input Register MachXO3/LF-9400 1.97 - 2.24 - ns MachXO3/LF-9400 1.97 - 2.24 - ns	Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
tcoe Clock to Output - PIO Output Register MachXO3L/LF-1300 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-9400 8.93 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 -0.16 ns MachXO3L/LF-9400 -0.19 ns MachXO3L/LF-9400 -0.17 0.18 ns MachXO3L/LF-9400 -1.224 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 - 2.24 ns MachXO3L/LF-9400	General I/O	Pin Parameters (Using Edge Clock without	t PLL)	-	1		1	
MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-4300 7.53 7.76 ns MachXO3L/LF-4300 8.93 7.76 ns MachXO3L/LF-100 -0.19 7.53 7.76 ns MachXO3L/LF-100 -0.19 0.19 1.93 ns MachXO3L/LF-2000 -0.19 0.16 - 0.16 - 0.16 - ns MachXO3L/LF-3000 -0.10 ns MachXO3L/LF-4300 -0.17 1.81 - ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24			MachXO3L/LF-1300	_	7.53	_	7.76	ns
CODE Clock to Output - PIO Output Register MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-9400 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 -0.19 -0.19 ns MachXO3L/LF-9300 -0.16 -0.16 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 <td></td> <td></td> <td>MachXO3L/LF-2100</td> <td></td> <td>7.53</td> <td>—</td> <td>7.76</td> <td>ns</td>			MachXO3L/LF-2100		7.53	—	7.76	ns
MachXO3L/LF-6900 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-1300 1.91 1.9.35 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 -0.19 ns MachXO3L/LF-4000 -0.20 -0.20 ns MachXO3L/LF-4000 1.97 2.24 ns MachXO3L/LF-2100 1.88 2.25 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.98 2.25 ns MachXO3L/LF-4300 1.96 - 1.69 ns <	t _{COE}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	7.45	_	7.68	ns
MachXO3L/LF-9400 - 8.93 - 9.35 ns tsuE Clock to Data Setup - PIO Input Register MachXO3L/LF-1300 -0.19 - -0.19 - ns MachXO3L/LF-2100 -0.19 - -0.19 - ns MachXO3L/LF-2400 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 1.97 - 2.24 - ns MachXO3L/LF-9400 1.88 - 2.16 - ns MachXO3L/LF-9400 1.88 - 2.24 - ns MachXO3L/LF-9400 1.88 - 1.89 - ns MachXO3L/LF-9400 1.98 - 2.24 - ns MachXO3L/LF-9400 1.56 -			MachXO3L/LF-6900	—	7.53	_	7.76	ns
$t_{SUE} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			MachXO3L/LF-9400	—	8.93	—	9.35	ns
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-2100 -0.19 0.19 ns MachXO3L/LF-6300 -0.16 -0.16 ns MachXO3L/LF-6900 -0.19 -0.19 ns MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97			MachXO3L/LF-1300	-0.19		-0.19		ns
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 -0.16 -0.16 ns MachXO3L/LF-900 -0.19 -0.19 ns MachXO3L/LF-900 -0.20 -0.20 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24			MachXO3L/LF-2100	-0.19	_	-0.19		ns
MachXO3L/LF-6900 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-1300 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-6900 1.97 - 2.24 - ns MachXO3L/LF-6900 1.98 - 2.25 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.71 - 1.88 - ns MachXO3L/LF-9400 1.71 - 1.85 - ns MachXO3L/LF-9400 -0.23 - -0.23 - ns	t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.16	—	-0.16	—	ns
MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-1300 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-4300 1.89 2.16 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.74 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns			MachXO3L/LF-6900	-0.19		-0.19		ns
$t_{HE} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Hold - PIO Input Register} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Setup - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Input Delay} = t_{Clock to Data Input I$			MachXO3L/LF-9400	-0.20		-0.20		ns
the Clock to Data Hold - PIO Input Register MachXO3L/LF-2100 1.97 — 2.24 — ns MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — 0.23 — 0.23 — ns MachXO3L/LF-9400 -0.030 <td></td> <td></td> <td>MachXO3L/LF-1300</td> <td>1.97</td> <td></td> <td>2.24</td> <td></td> <td>ns</td>			MachXO3L/LF-1300	1.97		2.24		ns
t_HE Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — -0.23 — ns MachXO3L/LF-9400 -0.030 - -0.30			MachXO3L/LF-2100	1.97		2.24		ns
MachXO3L/LF-6900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 ns MachXO3L/LF-9400 -0.30 ns MachXO3L/LF-9400 -0.30	t _{HE}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.89		2.16		ns
MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.34 - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-9400			MachXO3L/LF-6900	1.97		2.24		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 -0.34 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400			MachXO3L/LF-9400	1.98		2.25		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-6900 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.34 ns ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 5.98 6.01 ns MachXO3L/LF-1300 -			MachXO3L/LF-1300	1.56		1.69		ns
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-4300 1.74 — 1.88 — ns MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-2100 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-2100 -		Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-2100	1.56		1.69		ns
Mini Data Input Delay MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.24 — -0.23 — ns MachXO3L/LF-9400 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-1300 - 5.99 - 6.02	t _{SU DELE}		MachXO3L/LF-4300	1.74		1.88		ns
MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 5.98 6.01 ns MachXO3L/LF-1300 5.99 6.02 ns MachXO3L/LF-6900 5.55 6.13 ns MachXO3L/L	JU_DELE		MachXO3L/LF-6900	1.66		1.81		ns
tH_DELE MachXO3L/LF-1300 -0.23 - - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.24 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-4300 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 5.55 - 6.13 ns MachXO3L/LF-2100 0.36 - 0			MachXO3L/LF-9400	1.71		1.85		ns
tH_DELE Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-2100 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-4300 -0.29 -0.29 ns MachXO3L/LF-6900 -0.29 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) 5.98 6.01 ns MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns			MachXO3L/LF-1300	-0.23		-0.23		ns
t _{H_DELE} Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-4300 -0.34 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - -0.30 - ns General I/O Pin Parameters (Using Primary Clock with PLL) - 5.98 - 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns		Clock to Data Hold - PIO Input Register with	MachXO3L/LF-2100	-0.23		-0.23		ns
MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-9400 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 ns MachXO3L/LF-6900 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns	t _{H DELE}		MachXO3L/LF-4300	-0.34		-0.34		ns
MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-1300 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns		Input Data Delay	MachXO3L/LF-6900	-0.29		-0.29		ns
General I/O Pin Parameters (Using Primary Clock with PLL) t _{COPLL} MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 - 6.06 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns			MachXO3L/LF-9400	-0.30	_	-0.30	_	ns
MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns	General I/O	Pin Parameters (Using Primary Clock with	PLL)					
MachXO3L/LF-2100 — 5.98 — 6.01 ns MachXO3L/LF-4300 — 5.99 — 6.02 ns MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns			MachXO3L/LF-1300	_	5.98	_	6.01	ns
t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns MachXO3L/LF-2100 0.36 ns 1000000000000000000000000000000000000			MachXO3L/LF-2100		5.98	_	6.01	ns
MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns	t _{COPLI}	Clock to Output - PIO Output Register	MachXO3L/LF-4300		5.99	_	6.02	ns
MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-6900	_	6.02	_	6.06	ns
MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-9400	_	5.55	_	6.13	ns
MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-1300	0.36		0.36		ns
			MachXO3L/LF-2100	0.36		0.36		ns
t _{SUPU} Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 0.35 — 0.35 — ns	t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	0.35		0.35		ns
MachXO3L/LF-6900 0.34 — 0.34 — ns			MachXO3L/LF-6900	0.34		0.34		ns
MachXO3L/LF-9400 0.33 — 0.33 — ns			MachXO3L/LF-9400	0.33		0.33		ns
MachXO3L/LF-1300 0.42 — 0.49 — ns			MachXO3L/LF-1300	0.42		0.49		ns
MachXO3L/LF-2100 0.42 — 0.49 — ns			MachXO3L/LF-2100	0.42		0.49		ns
t _{HPL1} Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 0.43 — 0.50 — ns	t _{HPL1}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	0.43		0.50		ns
MachXO3L/LF-6900 0.46 — 0.54 — ns			MachXO3L/LF-6900	0.46		0.54		ns
MachXO3L/LF-9400 0.47 — 0.55 — ns			MachXO3L/LF-9400	0.47		0.55		ns



	MachXO3L/LF-9400C					
	CSFBGA256	CABGA256	CABGA400	CABGA484		
General Purpose IO per Bank	•					
Bank 0	50	50	83	95		
Bank 1	52	52	84	96		
Bank 2	52	52	84	96		
Bank 3	16	16	28	36		
Bank 4	16	16	24	24		
Bank 5	20	20	32	36		
Total General Purpose Single Ended IO	206	206	335	383		
Differential IO per Bank	·					
Bank 0	25	25	42	48		
Bank 1	26	26	42	48		
Bank 2	26	26	42	48		
Bank 3	8	8	14	18		
Bank 4	8	8	12	12		
Bank 5	10	10	16	18		
Total General Purpose Differential IO	103	103	168	192		
Dual Function IO	37	37	37	45		
Number 7:1 or 8:1 Gearboxes	•					
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	20	20	22	24		
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	20	20	22	24		
High-speed Differential Outputs	•					
Bank 0	20	20	21	24		
VCCIO Pins	·					
Bank 0	4	4	5	9		
Bank 1	3	4	5	9		
Bank 2	4	4	5	9		
Bank 3	2	1	2	3		
Bank 4	2	2	2	3		
Bank 5	2	1	2	3		
VCC	8	8	10	12		
GND	24	24	33	52		
NC	0	1	0	0		
Reserved for Configuration	1	1	1	1		
Total Count of Bonded Pins	256	256	400	484		



MachXO3 Family Data Sheet Ordering Information

May 2016

Advance Data Sheet DS1047

MachXO3 Part Number Description



Ordering Information

MachXO3L/LF devices have top-side markings as shown in the examples below, on the 256-Ball caBGA package with MachXO3-6900 device in Commercial Temperature in Speed Grade 5. Notice that for the MachXO3LF device, *LMXO3LF* is used instead of *LCMXO3LF* as in the Part Number.



with LMXO3LF

Note: Markings are abbreviated for small packages.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-640E-5MG121C	640	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-640E-6MG121C	640	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-640E-5MG121I	640	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-640E-6MG121I	640	1.2 V	6	Halogen-Free csfBGA	121	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-1300E-5UWG36CTR	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36CTR50	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36CTR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36ITR	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5UWG36ITR50	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5UWG36ITR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5MG121C	1300	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-1300E-6MG121C	1300	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-1300E-5MG1211	1300	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-1300E-6MG1211	1300	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3L-1300E-5MG256C	1300	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-1300E-6MG256C	1300	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-1300E-5MG256I	1300	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-1300E-6MG256I	1300	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-1300C-5BG256C	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-1300C-6BG256C	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-1300C-5BG256I	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-1300C-6BG256I	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-2100E-5UWG49CTR	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49CTR50	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49CTR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49ITR	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5UWG49ITR50	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5UWG49ITR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5MG121C	2100	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-2100E-6MG121C	2100	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-2100E-5MG121I	2100	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-2100E-6MG1211	2100	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3L-2100E-5MG256C	2100	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-2100E-6MG256C	2100	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-2100E-5MG256I	2100	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-2100E-6MG256I	2100	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-2100E-5MG324C	2100	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-2100E-6MG324C	2100	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-2100E-5MG324I	2100	1.2 V	5	Halogen-Free csfBGA	324	IND



Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-2100E-6MG324I	2100	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3LF-2100C-5BG256C	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	СОМ
LCMXO3LF-2100C-6BG256C	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-2100C-5BG256I	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-2100C-6BG256I	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-2100C-5BG324C	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3LF-2100C-6BG324C	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3LF-2100C-5BG324I	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3LF-2100C-6BG324I	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3LF-4300E-5UWG81CTR	4300	1.2 V	5	Halogen-Free WLCSP	81	COM
LCMXO3LF-4300E-5UWG81CTR50	4300	1.2 V	5	Halogen-Free WLCSP	81	COM
LCMXO3LF-4300E-5UWG81CTR1K	4300	1.2 V	5	Halogen-Free WLCSP	81	COM
LCMXO3LF-4300E-5UWG81ITR	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3LF-4300E-5UWG81ITR50	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3LF-4300E-5UWG81ITR1K	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3LF-4300E-5MG121C	4300	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3LF-4300E-6MG121C	4300	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3LF-4300E-5MG121I	4300	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3LF-4300E-6MG121I	4300	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3LF-4300E-5MG256C	4300	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3LF-4300E-6MG256C	4300	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3LF-4300E-5MG256I	4300	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3LF-4300E-6MG256I	4300	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3LF-4300E-5MG324C	4300	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3LF-4300E-6MG324C	4300	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3LF-4300E-5MG324I	4300	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3LF-4300E-6MG324I	4300	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3LF-4300C-5BG256C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3LF-4300C-6BG256C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3LF-4300C-5BG256I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3LF-4300C-6BG256I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3LF-4300C-5BG324C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3LF-4300C-6BG324C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3LF-4300C-5BG324I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3LF-4300C-6BG324I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3LF-4300C-5BG400C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3LF-4300C-6BG400C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3LF-4300C-5BG400I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3LF-4300C-6BG400I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND



MachXO3 Family Data Sheet Supplemental Information

January 2016

Advance Data Sheet DS1047

For Further Information

A variety of technical notes for the MachXO3 family are available on the Lattice web site.

- TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide
- TN1281, Implementing High-Speed Interfaces with MachXO3 Devices
- TN1280, MachXO3 sysIO Usage Guide
- TN1279, MachXO3 Programming and Configuration Usage Guide
- TN1074, PCB Layout Recommendations for BGA Packages
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- AN8066, Boundary Scan Testability with Lattice sysIO Capability
- MachXO3 Device Pinout Files
- Thermal Management document
- Lattice design tools

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



MachXO3 Family Data Sheet Revision History

February 2017

Advance Data Sheet DS1047

Date	Version	Section	Change Summary
February 2017	1.8	Architecture	Updated Supported Standards section. Corrected "MDVS" to "MLDVS" in Table 2-11, Supported Input Standards.
		DC and Switching Characteristics	Updated ESD Performance section. Added reference to the MachXO2 Product Family Qualification Summary document.
			Updated Static Supply Current – C/E Devices section. Added footnote 7.
			Updated MachXO3L/LF External Switching Characteristics – C/E Devices section. — Populated values for MachXO3L/LF-9400. — Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, corrected "t _{DVB} " to "t _{DIB} " and "t _{DVA} " to "t _{DIA} " and revised their descriptions. — Added Figure 3-6, Receiver GDDR71_RX Waveforms and Figure 3-7, Transmitter GDDR71_TX Waveforms.
		Pinout Information	Updated the Pin Information Summary section. Added MachXO3L/LF- 9600C packages.
May 2016	1.7	DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Modified I/O Tri-state Volt- age Applied and Dedicated Input Voltage Applied footnotes.
			Updated sysIO Recommended Operating Conditions section. — Added standards. — Added V _{REF} (V) — Added footnote 4.
			Updated sysIO Single-Ended DC Electrical Characteristics section. Added I/O standards.
		Ordering Information	Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.
			Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Date	Version	Section	Change Summary
June 2014	1.0	—	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed V _{REF} (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
February 2014	00.2	DC and Switching Characteristics	Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.
	00.1	_	Initial release.