E ·) (Fatt ce Semiconductor Corporation - <u>LCMXO3LF-9400C-6BG256I Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1175
Number of Logic Elements/Cells	9400
Total RAM Bits	442368
Number of I/O	206
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LFBGA
Supplier Device Package	256-CABGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-9400c-6bg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO3L/LF devices are available in two versions C and E with two speed grades: -5 and -6, with -6 being the fastest. C devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3 V or 2.5 V. E devices only accept 1.2 V as the external VCC supply voltage. With the exception of power supply voltage both C and E are functionally compatible with each other.

The MachXO3L/LF PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 x 2.5 mm WLCSP to the 19 x 19 mm caBGA. MachXO3L/LF devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The MachXO3L/LF devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO3L/LF devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO3L/LF devices also provide flexible, reliable and secure configuration from on-chip NVCM/Flash. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I²C port. Additionally, MachXO3L/LF devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO3L/LF family of devices. Popular logic synthesis tools provide synthesis library support for MachXO3L/LF. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO3L/LF device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE[™] modules, including a number of reference designs licensed free of charge, optimized for the MachXO3L/LF PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



Port Name	Description	Active State
CLK	Clock	Rising Clock Edge
CE	Clock Enable	Active High
OCE ¹	Output Clock Enable	Active High
RST	Reset	Active High
BE ¹	Byte Enable	Active High
WE	Write Enable	Active High
AD	Address Bus	
DI	Data In	_
DO	Data Out	_
CS	Chip Select	Active High
AFF	FIFO RAM Almost Full Flag	
FF	FIFO RAM Full Flag	_
AEF	FIFO RAM Almost Empty Flag	_
EF	FIFO RAM Empty Flag	_
RPRST	FIFO RAM Read Pointer Reset	

Table 2-6. EBR Signal Descriptions

1. Optional signals.

2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.

3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.

4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).

In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the read port clock, CSR is the read port clock.

The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range		
Full (FF)	1 to max (up to 2 ^N -1)		
Almost Full (AF)	1 to Full-1		
Almost Empty (AE)	1 to Full-1		
Empty (EF)	0		

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset



state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.

Figure 2-9. Memory Core Reset



For further information on the sysMEM EBR block, please refer to TN1290, Memory Usage Guide for MachXO3 Devices.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f_{MAX} (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.

Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-12 shows the output register block on the left, top and bottom edges.

Figure 2-12. MachXO3L/LF Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



Table 2-12. Supported Output Standards

Output Standard	V _{CCIO} (Typ.)			
Single-Ended Interfaces				
LVTTL	3.3			
LVCMOS33	3.3			
LVCMOS25	2.5			
LVCMOS18	1.8			
LVCMOS15	1.5			
LVCMOS12	1.2			
LVCMOS33, Open Drain	_			
LVCMOS25, Open Drain	_			
LVCMOS18, Open Drain	—			
LVCMOS15, Open Drain	_			
LVCMOS12, Open Drain	_			
PCI33	3.3			
Differential Interfaces				
LVDS ¹	2.5, 3.3			
BLVDS, MLVDS, RSDS ¹	2.5			
LVPECL ¹	3.3			
MIPI ¹	2.5			
LVTTLD	3.3			
LVCMOS33D	3.3			
LVCMOS25D	2.5			
LVCMOS18D	1.8			

1. These interfaces can be emulated with external resistors in all devices.

sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L/LF-1300 in the 256 Ball packages and the MachXO3L/LF-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L/LF-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.



Hardened Timer/Counter

MachXO3L/LF devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

Figure 2-20. Timer/Counter Block Diagram



Table 2-16. Timer/Counter Signal Description

Port	I/O	Description
tc_clki	I	Timer/Counter input clock signal
tc_rstn	I	Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled
tc_ic	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping.
tc_int	0	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
tc_oc	0	Timer counter output signal



Table 2-17. MachXO3L/LF Power Saving Features Description

Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe V_{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1289, Power Estimation and Management for MachXO3 Devices.

Power On Reset

MachXO3L/LF devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO} (controls configuration) voltage levels. It then triggers download from the on-chip configuration NVCM/Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "E" devices without voltage regulators, V_{CCINT} is the same as the V_{CC} supply voltage. For "C" devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as NVCM/Flash Download Time ($t_{REFRESH}$) in the DC and Switching Characteristics section of this data sheet. Hefore and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for "C" devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below $V_{PORDNBG}$ level (with the bandgap circuitry switched on) or below $V_{PORDNSRAM}$ level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. $V_{PORDNBG}$ and $V_{PORDNSRAM}$ are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once an "E" device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a mini-mal, low power POR circuit is still operational (this corresponds to the $V_{PORDNSRAM}$ reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.



MachXO3 Family Data Sheet DC and Switching Characteristics

February 2017

Advance Data Sheet DS1047

Absolute Maximum Ratings^{1, 2, 3}

	MachXO3L/LF E (1.2 V)	MachXO3L/LF C (2.5 V/3.3 V)
Supply Voltage V _{CC}	\ldots .–0.5 V to 1.32 V \ldots .	–0.5 V to 3.75 V
Output Supply Voltage V _{CCIO}	–0.5 V to 3.75 V	–0.5 V to 3.75 V
I/O Tri-state Voltage Applied ^{4, 5}	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Dedicated Input Voltage Applied ⁴	–0.5 V to 3.75 V	–0.5 V to 3.75 V
Storage Temperature (Ambient)	–55 °C to 125 °C	–55 °C to 125 °C
Junction Temperature (T ₁)	–40 °C to 125 °C	–40 °C to 125 °C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

5. The dual function I^2C pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
Vaa ¹	Core Supply Voltage for 1.2 V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 2.5 V/3.3 V Devices	2.375	3.465	V
V _{CCIO} ^{1, 2, 3}	I/O Driver Supply Voltage	1.14	3.465	V
t _{JCOM}	Junction Temperature Commercial Operation	0	85	°C
t _{JIND}	Junction Temperature Industrial Operation	-40	100	°C

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.

Power Supply Ramp Rates¹

	iyp.	wax.	Units
t _{RAMP} Power supply ramp rates for all power supplies. 0.01	—	100	V/ms

1. Assumes monotonic ramp rates.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



sysIO Recommended Operating Conditions

		V _{CCIO} (V)			V _{REF} (V)	
Standard	Min.	Тур.	Max.	Min.	Тур.	Max.
LVCMOS 3.3	3.135	3.3	3.465	—	—	—
LVCMOS 2.5	2.375	2.5	2.625	—	—	—
LVCMOS 1.8	1.71	1.8	1.89	—	—	—
LVCMOS 1.5	1.425	1.5	1.575	—	—	—
LVCMOS 1.2	1.14	1.2	1.26	—	—	—
LVTTL	3.135	3.3	3.465	—	—	—
LVDS25 ^{1, 2}	2.375	2.5	2.625	—	—	—
LVDS33 ^{1, 2}	3.135	3.3	3.465	—	—	—
LVPECL ¹	3.135	3.3	3.465	—	—	—
BLVDS ¹	2.375	2.5	2.625	—	—	—
MIPI ³	2.375	2.5	2.625	—	—	—
MIPI_LP ³	1.14	1.2	1.26	—	—	—
LVCMOS25R33	3.135	3.3	3.6	1.1	1.25	1.4
LVCMOS18R33	3.135	3.3	3.6	0.75	0.9	1.05
LVCMOS18R25	2.375	2.5	2.625	0.75	0.9	1.05
LVCMOS15R33	3.135	3.3	3.6	0.6	0.75	0.9
LVCMOS15R25	2.375	2.5	2.625	0.6	0.75	0.9
LVCMOS12R334	3.135	3.3	3.6	0.45	0.6	0.75
LVCMOS12R254	2.375	2.5	2.625	0.45	0.6	0.75
LVCMOS10R33 ⁴	3.135	3.3	3.6	0.35	0.5	0.65
LVCMOS10R25 ^₄	2.375	2.5	2.625	0.35	0.5	0.65

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. For the dedicated LVDS buffers.

3. Requires the addition of external resistors.

4. Supported only for inputs and BIDIs for -6 speed grade devices.



BLVDS

The MachXO3L/LF family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example



Table 3-2. BLVDS DC Conditions¹

Over Recommended	Operating	Conditions
	operating	oonantions

		Nor		
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	20	20	Ohms
R _S	Driver series resistance	80	80	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.376	1.480	V
V _{OL}	Output low voltage	1.124	1.020	V
V _{OD}	Output differential voltage	0.253	0.459	V
V _{CM}	Output common mode voltage	1.250	1.250	V
I _{DC}	DC output current	11.236	10.204	mA

1. For input buffer, see LVDS table.



LVPECL

The MachXO3L/LF family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



Table 3-3. LVPECL DC Conditions¹

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	93	Ohms
R _P	Driver parallel resistor	196	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.05	V
V _{OL}	Output low voltage	1.25	V
V _{OD}	Output differential voltage	0.80	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	100.5	Ohms
I _{DC}	DC output current	12.11	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



Table 3-5. MIPI D-PHY Output DC Conditions¹

	Description	Min.	Тур.	Max.	Units
Transmitter	· · ·			•	•
External Termination	on				
RL	1% external resistor with VCCIO = 2.5 V	_	50		Ohms
	1% external resistor with VCCIO = 3.3 V	—	50	—	
RH	1% external resistor with performance up to 800 Mbps or with performance up 900 Mbps when VCCIO = 2.5 V	—	330	_	Ohms
	1% external resistor with performance between 800 Mbps to 900 Mbps when VCCIO = 3.3 V	_	464	—	Ohms
High Speed	· ·				
VCCIO	VCCIO of the Bank with LVDS Emulated output buffer	_	2.5	_	V
	VCCIO of the Bank with LVDS Emulated output buffer	_	3.3	—	V
VCMTX	HS transmit static common mode voltage	150	200	250	mV
VOD	HS transmit differential voltage	140	200	270	mV
VOHHS	HS output high voltage	_	—	360	V
ZOS	Single ended output impedance		50	_	Ohms
ΔZOS	Single ended output impedance mismatch		—	10	%
Low Power	· · · ·				
VCCIO	VCCIO of the Bank with LVCMOS12D 6 mA drive bidirectional IO buffer	_	1.2	_	V
VOH	Output high level	1.1	1.2	1.3	V
VOL	Output low level	-50	0	50	mV
ZOLP	Output impedance of LP transmitter	110	—	—	Ohms

1. Over Recommended Operating Conditions



Typical Building Block Function Performance – C/E Devices¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	–6 Timing	Units
Basic Functions		
16-bit decoder	8.9	ns
4:1 MUX	7.5	ns
16:1 MUX	8.3	ns

Register-to-Register Performance

Function	–6 Timing	Units
Basic Functions	•	
16:1 MUX	412	MHz
16-bit adder	297	MHz
16-bit counter	324	MHz
64-bit counter	161	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	500	MHz

 The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



DC and Switching Characteristics MachXO3 Family Data Sheet

Parameter Description Device Min. Max. Max. Max. Max. General VO Pin Parameters (Using Edge Clock without PLL)				-	-6		-5		
General I/O Pin Parameters (Using Edge Clock without PLL) 7.53 7.76 ns t _{COE} Clock to Output - PIO Output Register MachXO3/LF-1300 - 7.53 - 7.76 ns MachXO3/LF-2100 - 7.53 - 7.76 ns MachXO3/LF-4400 - 8.93 - 9.35 ns MachXO3/LF-1300 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.019 - -0.19 - ns MachXO3/LF-2100 -0.19 - - ns MachXO3/LF-9400 -0.20 - ns MachXO3/LF-9400 - 2.24 - ns t _{HE} Clock to Data Hold - PIO Input Register MachXO3/LF-9400 1.97 - 2.24 - ns MachXO3/LF-9400 1.97 - 2.24 - ns	Parameter	Description	Device	Min.	Max.	Min.	Max.	Units	
tcoe Clock to Output - PIO Output Register MachXO3L/LF-1300 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-9400 8.93 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 0.19 0.19 ns MachXO3L/LF-9400 -0.16 ns MachXO3L/LF-9400 -0.19 ns MachXO3L/LF-9400 -0.17 0.18 ns MachXO3L/LF-9400 -1.224 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 - 2.24 ns MachXO3L/LF-9400	General I/O Pin Parameters (Using Edge Clock without PLL)								
MachXO3L/LF-2100 7.53 7.76 ns MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-4300 7.53 7.76 ns MachXO3L/LF-4300 8.93 7.76 ns MachXO3L/LF-100 -0.19 7.53 7.76 ns MachXO3L/LF-100 -0.19 0.19 0.19 ns MachXO3L/LF-2000 -0.19 0.16 - 0.16 - 0.16 - ns MachXO3L/LF-3000 -0.10 ns MachXO3L/LF-4300 -0.17 1.81 - ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.97 - 2.24			MachXO3L/LF-1300	_	7.53	_	7.76	ns	
CODE Clock to Output - PIO Output Register MachXO3L/LF-4300 7.45 7.68 ns MachXO3L/LF-9400 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-9400 -0.19 -0.19 ns MachXO3L/LF-9300 -0.16 -0.16 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -0.20 ns MachXO3L/LF-9400 -2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-9400 1.97 2.24 <td></td> <td></td> <td>MachXO3L/LF-2100</td> <td></td> <td>7.53</td> <td>—</td> <td>7.76</td> <td>ns</td>			MachXO3L/LF-2100		7.53	—	7.76	ns	
MachXO3L/LF-6900 7.53 7.76 ns MachXO3L/LF-9400 8.93 9.35 ns MachXO3L/LF-1300 1.91 1.9.35 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-1300 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 1.91 ns MachXO3L/LF-4000 -0.19 -0.19 ns MachXO3L/LF-4000 -0.20 -0.20 ns MachXO3L/LF-4000 1.97 2.24 ns MachXO3L/LF-2100 1.88 2.25 ns MachXO3L/LF-4300 1.97 2.24 ns MachXO3L/LF-4300 1.98 2.25 ns MachXO3L/LF-4300 1.96 - 1.69 ns <	t _{COE}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	—	7.45	_	7.68	ns	
MachXO3L/LF-9400 - 8.93 - 9.35 ns tsuE Clock to Data Setup - PIO Input Register MachXO3L/LF-1300 -0.19 - -0.19 - ns MachXO3L/LF-2100 -0.19 - -0.19 - ns MachXO3L/LF-2400 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 1.97 - 2.24 - ns MachXO3L/LF-9400 1.97 - 2.24 - ns MachXO3L/LF-9400 1.97 - 2.24 - ns MachXO3L/LF-9400 1.88 - 2.25 - ns MachXO3L/LF-9400 1.98 - 2.24 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.56 - <t< td=""><td></td><td></td><td>MachXO3L/LF-6900</td><td>—</td><td>7.53</td><td>_</td><td>7.76</td><td>ns</td></t<>			MachXO3L/LF-6900	—	7.53	_	7.76	ns	
$t_{SUE} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			MachXO3L/LF-9400	—	8.93	—	9.35	ns	
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-2100 -0.19 0.19 ns MachXO3L/LF-6300 -0.16 -0.16 ns MachXO3L/LF-6900 -0.19 -0.19 ns MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-2100 1.97			MachXO3L/LF-1300	-0.19		-0.19		ns	
tsue Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 -0.16 -0.16 ns MachXO3L/LF-900 -0.19 -0.19 ns MachXO3L/LF-900 -0.20 -0.20 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24 ns MachXO3L/LF-900 1.98 2.24			MachXO3L/LF-2100	-0.19	_	-0.19		ns	
MachXO3L/LF-6900 -0.19 - -0.19 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-9400 -0.20 - -0.20 - ns MachXO3L/LF-1300 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-2100 1.97 - 2.24 - ns MachXO3L/LF-6900 1.97 - 2.24 - ns MachXO3L/LF-6900 1.98 - 2.25 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.56 - 1.69 - ns MachXO3L/LF-9400 1.71 - 1.88 - ns MachXO3L/LF-9400 1.71 - 1.85 - ns MachXO3L/LF-9400 -0.23 - -0.23 - ns	t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	-0.16	—	-0.16	—	ns	
MachXO3L/LF-9400 -0.20 -0.20 ns MachXO3L/LF-9400 1.97 2.24 ns MachXO3L/LF-1300 1.97 2.24 ns MachXO3L/LF-2100 1.97 2.24 ns MachXO3L/LF-4300 1.89 2.16 ns MachXO3L/LF-900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.74 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns			MachXO3L/LF-6900	-0.19		-0.19		ns	
$t_{HE} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Hold - PIO Input Register} = t_{Clock to Data Hold - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Setup - PIO Input Register} = t_{SU_DELE} = t_{Clock to Data Input Delay} = t_{Clock to Data Input I$			MachXO3L/LF-9400	-0.20		-0.20		ns	
the Clock to Data Hold - PIO Input Register MachXO3L/LF-2100 1.97 — 2.24 — ns MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — 0.23 — 0.23 — ns MachXO3L/LF-9400 -0.030 <td></td> <td></td> <td>MachXO3L/LF-1300</td> <td>1.97</td> <td></td> <td>2.24</td> <td></td> <td>ns</td>			MachXO3L/LF-1300	1.97		2.24		ns	
t_HE Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 1.89 — 2.16 — ns MachXO3L/LF-6900 1.97 — 2.24 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.98 — 2.25 — ns MachXO3L/LF-9400 1.96 — 1.69 — ns MachXO3L/LF-1300 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.69 — ns MachXO3L/LF-2100 1.56 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.88 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 -0.23 — -0.23 — ns MachXO3L/LF-9400 -0.030 - -0.30			MachXO3L/LF-2100	1.97		2.24		ns	
MachXO3L/LF-6900 1.97 2.24 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 ns MachXO3L/LF-9400 -0.30 ns MachXO3L/LF-9400 -0.30	t _{HE}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.89		2.16		ns	
MachXO3L/LF-9400 1.98 2.25 ns MachXO3L/LF-9400 1.56 1.69 ns MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-9400 1.74 1.88 ns MachXO3L/LF-9400 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-9400 -0.34 - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-9400			MachXO3L/LF-6900	1.97		2.24		ns	
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-1300 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.34 -0.34 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns MachXO3L/LF-9400			MachXO3L/LF-9400	1.98		2.25		ns	
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-2100 1.56 1.69 ns MachXO3L/LF-4300 1.74 1.88 ns MachXO3L/LF-6900 1.66 1.81 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-9400 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.34 ns ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 -0.30 ns MachXO3L/LF-900 5.98 6.01 ns MachXO3L/LF-1300 -			MachXO3L/LF-1300	1.56		1.69		ns	
tsu_DELE Clock to Data Setup - PIO Input Register with Data Input Delay MachXO3L/LF-4300 1.74 — 1.88 — ns MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-2100 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-2100 -			MachXO3L/LF-2100	1.56		1.69		ns	
Mini Data Input Delay MachXO3L/LF-6900 1.66 — 1.81 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-9400 1.71 — 1.85 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.23 — -0.23 — ns MachXO3L/LF-1300 -0.24 — -0.23 — ns MachXO3L/LF-9400 -0.34 — -0.34 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 -0.30 — -0.30 — ns MachXO3L/LF-9400 - 5.98 — 6.01 ns MachXO3L/LF-1300 - 5.99 - 6.02	t _{SU DELE}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO3L/LF-4300	1.74		1.88		ns	
MachXO3L/LF-9400 1.71 1.85 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-1300 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-2100 -0.23 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 -0.30 ns ns MachXO3L/LF-9400 5.98 6.01 ns MachXO3L/LF-1300 5.99 6.02 ns MachXO3L/LF-6900 5.55 6.13 ns MachXO3L/L	00_0		MachXO3L/LF-6900	1.66		1.81		ns	
tH_DELE MachXO3L/LF-1300 -0.23 - - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.23 - -0.23 - ns MachXO3L/LF-2100 -0.24 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - - ns MachXO3L/LF-9400 -0.30 - ns MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-4300 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 5.55 - 6.13 ns MachXO3L/LF-2100 0.36 - 0			MachXO3L/LF-9400	1.71		1.85		ns	
tH_DELE Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-2100 -0.23 ns MachXO3L/LF-4300 -0.34 -0.34 ns MachXO3L/LF-4300 -0.29 -0.29 ns MachXO3L/LF-6900 -0.29 -0.30 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) 5.98 6.01 ns MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns MachXO3			MachXO3L/LF-1300	-0.23		-0.23		ns	
t _{H_DELE} Clock to Data Hold - PIO Input Register with Input Data Delay MachXO3L/LF-4300 -0.34 - -0.34 - ns MachXO3L/LF-6900 -0.29 - -0.29 - ns MachXO3L/LF-9400 -0.30 - -0.30 - ns General I/O Pin Parameters (Using Primary Clock with PLL) - 5.98 - 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-6900 - 6.02 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns			MachXO3L/LF-2100	-0.23		-0.23		ns	
MachXO3L/LF-6900 -0.29 -0.29 ns MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-9400 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 ns MachXO3L/LF-6900 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-2100 0.36 0.36 ns	t _{H DELE}	Clock to Data Hold - PIO Input Register with	MachXO3L/LF-4300	-0.34		-0.34		ns	
MachXO3L/LF-9400 -0.30 -0.30 ns General I/O Pin Parameters (Using Primary Clock with PLL) MachXO3L/LF-1300 5.98 6.01 ns t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns		Input Data Delay	MachXO3L/LF-6900	-0.29		-0.29		ns	
General I/O Pin Parameters (Using Primary Clock with PLL) t _{COPLL} MachXO3L/LF-1300 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.98 - 6.01 ns MachXO3L/LF-2100 - 5.99 - 6.02 ns MachXO3L/LF-6900 - 6.02 - 6.06 ns MachXO3L/LF-9400 - 5.55 - 6.13 ns MachXO3L/LF-1300 0.36 - 0.36 - ns			MachXO3L/LF-9400	-0.30	_	-0.30	_	ns	
MachXO3L/LF-1300 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.98 6.01 ns MachXO3L/LF-2100 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns	General I/O	Pin Parameters (Using Primary Clock with	PLL)						
MachXO3L/LF-2100 — 5.98 — 6.01 ns MachXO3L/LF-4300 — 5.99 — 6.02 ns MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns			MachXO3L/LF-1300	_	5.98	_	6.01	ns	
t _{COPLL} Clock to Output - PIO Output Register MachXO3L/LF-4300 5.99 6.02 ns MachXO3L/LF-6900 6.02 6.06 ns MachXO3L/LF-9400 5.55 6.13 ns MachXO3L/LF-1300 0.36 0.36 ns MachXO3L/LF-2100 0.36 ns 1000000000000000000000000000000000000			MachXO3L/LF-2100		5.98	_	6.01	ns	
MachXO3L/LF-6900 — 6.02 — 6.06 ns MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns	t _{COPLI}	Clock to Output - PIO Output Register	MachXO3L/LF-4300		5.99	_	6.02	ns	
MachXO3L/LF-9400 — 5.55 — 6.13 ns MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-6900	_	6.02	_	6.06	ns	
MachXO3L/LF-1300 0.36 — 0.36 — ns MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-9400	_	5.55	_	6.13	ns	
MachXO3L/LF-2100 0.36 — 0.36 — ns			MachXO3L/LF-1300	0.36		0.36		ns	
			MachXO3L/LF-2100	0.36		0.36		ns	
t _{SUPU} Clock to Data Setup - PIO Input Register MachXO3L/LF-4300 0.35 — 0.35 — ns	t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	0.35		0.35		ns	
MachXO3L/LF-6900 0.34 — 0.34 — ns			MachXO3L/LF-6900	0.34		0.34		ns	
MachXO3L/LF-9400 0.33 — 0.33 — ns			MachXO3L/LF-9400	0.33		0.33		ns	
MachXO3L/LF-1300 0.42 — 0.49 — ns			MachXO3L/LF-1300	0.42		0.49		ns	
MachXO3L/LF-2100 0.42 — 0.49 — ns			MachXO3L/LF-2100	0.42		0.49		ns	
t _{HPL1} Clock to Data Hold - PIO Input Register MachXO3L/LF-4300 0.43 — 0.50 — ns	t _{HPL1}	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	0.43		0.50		ns	
MachXO3L/LF-6900 0.46 — 0.54 — ns			MachXO3L/LF-6900	0.46		0.54		ns	
MachXO3L/LF-9400 0.47 — 0.55 — ns			MachXO3L/LF-9400	0.47		0.55		ns	



DC and Switching Characteristics MachXO3 Family Data Sheet

		-6		-5			
Description	Min.	Max.	Min.	Max.	Units		
Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Centered ^{8, 9}							
Output Data Valid Before CLK Output		0.455		0.570		ns	
Output Data Valid After CLK Output		0.455	—	0.570	_	ns	
DDRX4 Serial Output Data Speed	MachXO3L/LF devices,	—	800	—	630	Mbps	
DDRX4 ECLK Frequency (minimum limited by PLL)	top side only	_	400	_	315	MHz	
SCLK Frequency	-		100		79	MHz	
Itputs – GDDR71_TX.ECLK.7:1 ^{8, 9}							
Output Data Invalid Before CLK Output			0.160	_	0.180	ns	
Output Data Invalid After CLK Output			0.160		0.180	ns	
DDR71 Serial Output Data Speed	MachXO3L/LF devices,		756		630	Mbps	
DDR71 ECLK Frequency	top side only	_	378	—	315	MHz	
7:1 Output Clock Frequency (SCLK) (mini- mum limited by PLL)		_	108	_	90	MHz	
MIPI D-PHY Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input - GDDRX4_TX.ECLK.Centered ^{10, 11, 12}							
Output Data Valid Before CLK Output		0.200	—	0.200	_	UI	
Output Data Valid After CLK Output		0.200	—	0.200	_	UI	
MIPI D-PHY Output Data Speed	All MachXO3L/LF	_	900	—	900	Mbps	
MIPI D-PHY ECLK Frequency (minimum limited by PLL)	devices, top side only	_	450	_	450	MHz	
SCLK Frequency	<u> </u>	—	112.5	—	112.5	MHz	
	Description RX4 Outputs with Clock and Data Centered CECLK.Centered ^{8, 9} Output Data Valid Before CLK Output Output Data Valid After CLK Output DDRX4 Serial Output Data Speed DDRX4 ECLK Frequency (minimum limited by PLL) SCLK Frequency ttputs – GDDR71_TX.ECLK.7:1 ^{8, 9} Output Data Invalid Before CLK Output Output Data Invalid After CLK Output DDR71 Serial Output Data Speed DDR71 ECLK Frequency 7:1 Output Clock Frequency (SCLK) (mini- mum limited by PLL) Outputs with Clock and Data Centered at P C.ECLK.Centered ^{10, 11, 12} Output Data Valid Before CLK Output Output Data Valid After CLK Output MIPI D-PHY Output Data Speed MIPI D-PHY ECLK Frequency (minimum limited by PLL) SCLK Frequency	DescriptionDeviceRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for C.ECLK.Centered ^{8, 9} In Using PCLK Pin for C.ECLK.Centered ^{8, 9} Output Data Valid Before CLK OutputMachXO3L/LF devices, top side onlyDDRX4 Serial Output Data SpeedMachXO3L/LF devices, top side onlyDDRX4 ECLK Frequency (minimum limited by PLL)MachXO3L/LF devices, top side onlySCLK FrequencyOutput Data Invalid Before CLK OutputOutput Data Invalid After CLK OutputMachXO3L/LF devices, top side onlyOutput Data Invalid After CLK OutputMachXO3L/LF devices, top side onlyDDR71 Serial Output Data SpeedMachXO3L/LF devices, top side onlyDDR71 ECLK Frequency 7:1 Output Clock Frequency (SCLK) (mini- mum limited by PLL)MachXO3L/LF devices, top side onlyOutput Data Valid Before CLK OutputOutput Data Valid Before CLK OutputOutput Data Valid Before CLK OutputAll MachXO3L/LF devices, top side onlyOutput Data Valid After CLK OutputAll MachXO3L/LF devices, top side onlyMIPI D-PHY Output Data SpeedAll MachXO3L/LF devices, top side onlyMIPI D-PHY ECLK Frequency (minimum limited by PLL)All MachXO3L/LF devices, top side onlySCLK FrequencyAll MachXO3L/LF devices, top side only	Description Device Min. RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock (LECLK.Centered ^{8,9}) 0.455 Output Data Valid Before CLK Output 0.455 DDRX4 Serial Output Data Speed MachXO3L/LF devices, top side only DDRX4 ECLK Frequency (minimum limited by PLL) MachXO3L/LF devices, top side only SCLK Frequency Output Data Invalid Before CLK Output Output Data Invalid Before CLK Output Output Data Invalid Before CLK Output Output Data Invalid After CLK Output DDR71 Serial Output Data Speed MachXO3L/LF devices, top side only DDR71 ECLK Frequency Output Clock Frequency (SCLK) (minimum limited by PLL) Output Data Valid After CLK Output Output Data Valid Before CLK Output Output Data Valid After CLK Output 0.200 0.200 0.200 Output Data Valid After CLK Out	-6Min.Max.RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input - CLECLK.Centered ^{8, 9} Output Data Valid Before CLK Output0.455Output Data Valid After CLK OutputMachXO3L/LF devices, top side only0.455DDRX4 ECLK Frequency (minimum limited by PLL)MachXO3L/LF devices, top side only800SCLK Frequency (minimum limited by PLL)100400Output Data Invalid Before CLK Output0.160Output Data Invalid After CLK Output0.160DDR71 Serial Output Data Speed DDR71 Serial Output Data SpeedMachXO3L/LF devices, top side only108Output Swith Clock and Data Centered at Pin Using PCLK Pin for Clock Input - t.ECLK.Centered ^{10, 11, 12} 0.200Output Data Valid Before CLK Output DDR71 Serial Output Data SpeedAll MachXO3L/LF devices, top side only0.200Output Data Valid After CLK Output Mup PLL)All MachXO3L/LF devices, top side only0.200MIPI D-PHY Output Data Speed MIPI D-PHY CLK Frequency (minimum limited by PLL)All MachXO3L/LF devices, top side only450MIPI D-PHY ECLK Frequency (minimum limited by PLL)450450	Description Image: Description Image: Description Max. Min. Max. Min. RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input - LECLK.Centered ^{8, 9} 0.455 - 0.570 Output Data Valid Before CLK Output MachXO3L/LF devices, top side only 0.455 - 0.570 DDRX4 Serial Output Data Speed MachXO3L/LF devices, top side only - 800 - DDRX4 ECLK Frequency (minimum limited by PLL) MachXO3L/LF devices, top side only - 400 - SCLK Frequency - 0.160 -	Description Device Min. Max. Min. Max. RX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input - LECLK.Centered ^{9,9} 0.455 - 0.570 - Output Data Valid Before CLK Output MachXO3L/LF devices, top side only 0.455 - 0.570 - DDRX4 Serial Output Data Speed MachXO3L/LF devices, top side only 0.455 - 0.570 - DDRX4 ECLK Frequency (minimum limited by PLL) MachXO3L/LF devices, top side only - 800 - 630 SCLK Frequency - 0.160 - 916 - 916 Output Data Invalid Before CLK Output MachXO3L/LF devices, top side only - 0.160 - 0.180 DDR71 ECLK Frequency MachXO3L/LF devices, top side only - 756 - 630 DDR71 ECLK Frequency MachXO3L/LF devices, top side only - 756 - 630 DDR71 ECLK Frequency MachXO3L/LF devices, top side only - 108 - 90 Output Data Valid After CLK Output MachXO3L/LF	

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

5. For Generic DDRX1 mode $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$.

6. The t_{SU DEL} and t_{H DEL} values use the SCLK_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).

7. This number for general purpose usage. Duty cycle tolerance is +/-10%.

8. Duty cycle is $\pm -5\%$ for system usage.

9. Performance is calculated with 0.225 UI.

10. Performance is calculated with 0.20 UI.

11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.

12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.

13. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

14. Above 800 Mbps is only supported with WLCSP and csfBGA packages

15. Between 800 Mbps to 900 Mbps:

a. VIDTH exceeds the MIPI D-PHY Input DC Conditions Table 3-4 and can be calculated with the equation tSU or tH = -0.0005*VIDTH + 0.3284

b. Example calculations

i. tSU and tHO = 0.28 with VIDTH = 100 mV

ii. tSU and tHO = 0.25 with VIDTH = 170 mV

iii. tSU and tHO = 0.20 with VIDTH = 270 mV



MachXO3 Family Data Sheet Pinout Information

February 2017

Advance Data Sheet DS1047

Signal Descriptions

Signal Name	I/O	Descriptions		
General Purpose				
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).		
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.		
		[A/B/C/D] indicates the PIO within the group to which the pad is connected.		
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.		
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.		
NC	—	No connect.		
GND	—	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.		
VCC	_	$V_{\rm CC}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all V are tied to the same supply.		
VCCIOx	_	VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.		
PLL and Clock Functi	ons (Us	ed as user-programmable I/O pins when not used for PLL or clock pins)		
[LOC]_GPLL[T, C]_IN	_	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.		
[LOC]_GPLL[T, C]_FB	_	Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.		
PCLK [n]_[2:0]	—	Primary Clock pads. One to three clock pads per side.		
Test and Programmin	g (Dual f	function pins used for test access port and during sysCONFIG™)		
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.		
ТСК	I	Test Clock input pin, used to clock the 1149.1 state machine.		
TDI	I	Test Data input pin, used to load data into the device using an 1149.1 state machine.		
TDO	0	Output pin – Test Data output pin used to shift data out of the device using 1149.1.		
		Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:		
JTAGENB	I	If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.		
		If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.		
		For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.		

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



	MachXO3L/LF-2100						
	WLCSP49	CSFBGA121	CSFBGA256	CSFBGA324	CABGA256	CABGA324	
General Purpose IO per Bank		•	•			•	
Bank 0	19	24	50	71	50	71	
Bank 1	0	26	52	62	52	68	
Bank 2	13	26	52	72	52	72	
Bank 3	0	7	16	22	16	24	
Bank 4	0	7	16	14	16	16	
Bank 5	6	10	20	27	20	28	
Total General Purpose Single Ended IO	38	100	206	268	206	279	
Differential IO per Bank							
Bank 0	10	12	25	36	25	36	
Bank 1	0	13	26	30	26	34	
Bank 2	6	13	26	36	26	36	
Bank 3	0	3	8	10	8	12	
Bank 4	0	3	8	6	8	8	
Bank 5	3	5	10	13	10	14	
Total General Purpose Differential IO	19	49	103	131	103	140	
Dual Function IO	25	33	33	37	33	37	
Number 7:1 or 8:1 Gearboxes						•	
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	5	7	14	18	14	18	
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	6	13	14	18	14	18	
High-speed Differential Outputs						•	
Bank 0	5	7	14	18	14	18	
VCCIO Pins		•	•			•	
Bank 0	2	1	4	4	4	4	
Bank 1	0	1	3	4	4	4	
Bank 2	1	1	4	4	4	4	
Bank 3	0	1	2	2	1	2	
Bank 4	0	1	2	2	2	2	
Bank 5	1	1	2	2	1	2	
VCC	2	4	8	8	8	10	
GND	4	10	24	16	24	16	
NC	0	0	0	13	1	0	
Reserved for Configuration	1	1	1	1	1	1	
Total Count of Bonded Pins	49	121	256	324	256	324	



MachXO3 Family Data Sheet Supplemental Information

January 2016

Advance Data Sheet DS1047

For Further Information

A variety of technical notes for the MachXO3 family are available on the Lattice web site.

- TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide
- TN1281, Implementing High-Speed Interfaces with MachXO3 Devices
- TN1280, MachXO3 sysIO Usage Guide
- TN1279, MachXO3 Programming and Configuration Usage Guide
- TN1074, PCB Layout Recommendations for BGA Packages
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- AN8066, Boundary Scan Testability with Lattice sysIO Capability
- MachXO3 Device Pinout Files
- Thermal Management document
- Lattice design tools

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
April 2016	1.6	Introduction	Updated Features section. — Revised logic density range and IO to LUT ratio under Flexible Archi- tecture. — Revised 0.8 mm pitch information under Advanced Packaging. — Added MachXO3L-9400/MachXO3LF-9400 information to Table 1-1, MachXO3L/LF Family Selection Guide.
			Updated Introduction section. — Changed density from 6900 to 9400 LUTs. — Changed caBGA packaging to 19 x 19 mm.
		Architecture	Updated Architecture Overview section. — Changed statement to "All logic density devices in this family" — Updated Figure 2-2 heading and notes.
			Updated sysCLOCK Phase Locked Loops (PLLs) section. — Changed statement to "All MachXO3L/LF devices have one or more sysCLOCK PLL."
			Updated Programmable I/O Cells (PIC) section. — Changed statement to "All PIO pairs can implement differential receivers."
			Updated sysIO Buffer Banks section. Updated Figure 2-5 heading.
			Updated Device Configuration section. Added Password and Soft Error Correction.
		DC and Switching Characteristics	Updated Static Supply Current – C/E Devices section. Added LCMXO3L/ LF-9400C and LCMXO3L/LF-9400E devices.
			Updated Programming and Erase Supply Current – C/E Devices section. — Added LCMXO3L/LF-9400C and LCMXO3L/LF-9400E devices. — Changed LCMXO3L/LF-640E and LCMXO3L/LF-1300E Typ. values.
			Updated MachXO3L/LF External Switching Characteristics – C/E Devices section. Added MachXO3L/LF-9400 devices.
			Updated NVCM/Flash Download Time section. Added LCMXO3L/LF- 9400C device.
			Updated sysCONFIG Port Timing Specifications section. — Added LCMXO3L/LF-9400C device. — Changed t _{INITL} units to from ns to us. — Changed t _{DPPINIT} and t _{DPPDONE} Max. values are per PCN#03A-16.
		Pinout Information	Updated Pin Information Summary section. Added LCMXO3L/LF-9400C device.
		Ordering Information	Updated MachXO3 Part Number Description section. — Added 9400 = 9400 LUTs. — Added BG484 package.
			Updated MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.
			Updated MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added LCMXO3L-9400C part numbers.