
E ·) (Fattice Semiconductor Corporation - LCMXO3LF-9400E-6MG256I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1175
Number of Logic Elements/Cells	9400
Total RAM Bits	442368
Number of I/O	206
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-VFBGA
Supplier Device Package	256-CSFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo3lf-9400e-6mg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-5. Primary Clocks for MachXO3L/LF Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L/LF External Switching Characteristics table.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the $t_{I,OCK}$ parameter has been satisfied.

The MachXO3L/LF also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO3L/LF PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t_{LOCK} parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.




Figure 2-7. PLL Diagram

Table 2-4 provides signal descriptions of the PLL block.

Table 2-4. PLL Signal	Descriptions
-----------------------	--------------

Port Name	I/O	Description		
CLKI	I	Input clock to PLL		
CLKFB	I	Feedback clock		
PHASESEL[1:0]	I	lect which output is affected by Dynamic Phase adjustment ports		
PHASEDIR	I	Dynamic Phase adjustment direction		
PHASESTEP	I	Dynamic Phase step – toggle shifts VCO phase adjust by one step.		



Table 2-4. PLL Signal Descriptions (Continued)

Port Name	I/O	Description		
CLKOP	0	Primary PLL output clock (with phase shift adjustment)		
CLKOS	0	Secondary PLL output clock (with phase shift adjust)		
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)		
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)		
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed- back signals.		
DPHSRC	0	Dynamic Phase source – ports or WISHBONE is active		
STDBY	I	Standby signal to power down the PLL		
RST	I	PLL reset without resetting the M-divider. Active high reset.		
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.		
RESETC	I	set for CLKOS2 output divider only. Active high reset.		
RESETD	I	set for CLKOS3 output divider only. Active high reset.		
ENCLKOP	I	ble PLL output CLKOP		
ENCLKOS	I	ble PLL output CLKOS when port is active		
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active		
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active		
PLLCLK	I	PLL data bus clock input signal		
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.		
PLLSTB	I	PLL data bus strobe signal		
PLLWE	I	PLL data bus write enable signal		
PLLADDR [4:0]	I	PLL data bus address		
PLLDATI [7:0]	ļ	PLL data bus data input		
PLLDATO [7:0]	0	PLL data bus data output		
PLLACK	0	PLL data bus acknowledge signal		

sysMEM Embedded Block RAM Memory

The MachXO3L/LF devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO3L/LF devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L/LF devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.

Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-12 shows the output register block on the left, top and bottom edges.

Figure 2-12. MachXO3L/LF Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



Output Gearbox

Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.

Table 2-10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]		
GDDRX4(8:1): D[7:0]		
GDDRX2(4:1)(IOL-A): D[3:0]		
GDDRX2(4:1)(IOL-C): D[7:4]		
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-14 shows the output gearbox block diagram.



Table 2-12. Supported Output Standards

Output Standard	V _{CCIO} (Typ.)
Single-Ended Interfaces	
LVTTL	3.3
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
LVCMOS15	1.5
LVCMOS12	1.2
LVCMOS33, Open Drain	—
LVCMOS25, Open Drain	—
LVCMOS18, Open Drain	—
LVCMOS15, Open Drain	—
LVCMOS12, Open Drain	—
PCI33	3.3
Differential Interfaces	
LVDS ¹	2.5, 3.3
BLVDS, MLVDS, RSDS ¹	2.5
LVPECL ¹	3.3
MIPI ¹	2.5
LVTTLD	3.3
LVCMOS33D	3.3
LVCMOS25D	2.5
LVCMOS18D	1.8

1. These interfaces can be emulated with external resistors in all devices.

sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L/LF-1300 in the 256 Ball packages and the MachXO3L/LF-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L/LF-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.



Embedded Hardened IP Functions

All MachXO3L/LF devices provide embedded hardened functions such as SPI, I²C and Timer/Counter. MachXO3LF devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-17.

Figure 2-17. Embedded Function Block Interface



Hardened I²C IP Core

Every MachXO3L/LF device contains two I^2C IP cores. These are the primary and secondary I^2C IP cores. Either of the two cores can be configured either as an I^2C master or as an I^2C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I^2C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I^2C Master. The I^2C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



Table 2-17. MachXO3L/LF Power Saving Features Description

Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off, ana- log circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe V_{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1289, Power Estimation and Management for MachXO3 Devices.

Power On Reset

MachXO3L/LF devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO} (controls configuration) voltage levels. It then triggers download from the on-chip configuration NVCM/Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "E" devices without voltage regulators, V_{CCINT} is the same as the V_{CC} supply voltage. For "C" devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as NVCM/Flash Download Time ($t_{REFRESH}$) in the DC and Switching Characteristics section of this data sheet. Before and during configuration. Note that for "C" devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below $V_{PORDNBG}$ level (with the bandgap circuitry switched on) or below $V_{PORDNSRAM}$ level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. $V_{PORDNBG}$ and $V_{PORDNSRAM}$ are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once an "E" device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a mini-mal, low power POR circuit is still operational (this corresponds to the $V_{PORDNSRAM}$ reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.



Configuration and Testing

This section describes the configuration and testing features of the MachXO3L/LF family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO3L/LF devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

Device Configuration

All MachXO3L/LF devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I²C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO3L/LF device:

- 1. Internal NVCM/Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I²C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1279, MachXO3 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO3L/ LF devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip NVCM/Flash, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip NVCM/Flash. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



DC Electrical Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units
Input or I/O Leakage	Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH}$ (MAX)		_	+175	μA
	Clamp OFF and $V_{IN} = V_{CCIO}$	-10	_	10	μA
	Clamp OFF and V _{CCIO} - 0.97 V < V _{IN} < V _{CCIO}	-175		—	μΑ
	Clamp OFF and 0 V < V_{IN} < V_{CCIO} - 0.97 V		_	10	μA
	Clamp OFF and V _{IN} = GND		_	10	μA
	Clamp ON and 0 V < V _{IN} < V _{CCIO}		_	10	μA
I/O Active Pull-up Current	0 < V _{IN} < 0.7 V _{CCIO}	-30		-309	μA
I/O Active Pull-down Current	V _{IL} (MAX) < V _{IN} < V _{CCIO}	30		305	μA
Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30		—	μA
Bus Hold High sustaining current	V _{IN} = 0.7V _{CCIO}	-30	_	_	μΑ
Bus Hold Low Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$	_	_	305	μΑ
Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-309	μA
Bus Hold Trip Points		V _{IL} (MAX)	_	V _{IH} (MIN)	V
I/O Capacitance ²	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	3	5	9	pf
Dedicated Input Capacitance ²	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 to V_{IH} (MAX)$	3	5.5	7	pf
	V _{CCIO} = 3.3 V, Hysteresis = Large		450		mV
	V _{CCIO} = 2.5 V, Hysteresis = Large		250		mV
Hysteresis for Schmitt Trigger Inputs⁵	V _{CCIO} = 1.8 V, Hysteresis = Large		125		mV
	V _{CCIO} = 1.5 V, Hysteresis = Large		100		mV
	V _{CCIO} = 3.3 V, Hysteresis = Small		250		mV
	V _{CCIO} = 2.5 V, Hysteresis = Small		150		mV
	V _{CCIO} = 1.8 V, Hysteresis = Small		60		mV
	V _{CCIO} = 1.5 V, Hysteresis = Small		40		mV
	Input or I/O Leakage I/O Active Pull-up Current I/O Active Pull-down Current Bus Hold Low sustaining current Bus Hold Low sustaining current Bus Hold Low Overdrive current Bus Hold Low Overdrive current Bus Hold Trip Points I/O Capacitance ² Dedicated Input Capacitance ² Hysteresis for Schmitt	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25 °C, f = 1.0 MHz.

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

 When V_{IH} is higher than V_{CCIO}, a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-tolow transition. For true LVDS output pins in MachXO3L/LF devices, V_{IH} must be less than or equal to V_{CCIO}.

5. With bus keeper circuit turned on. For more details, refer to TN1280, MachXO3 sysIO Usage Guide.



Programming and Erase Supply Current – C/E Devices^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ.⁴	Units
I _{CC}	Core Power Supply	LCMXO3L/LF-1300C 256 Ball Package	22.1	mA
		LCMXO3L/LF-2100C	22.1	mA
		LCMXO3L/LF-2100C 324 Ball Package	26.8	mA
		LCMXO3L/LF-4300C	26.8	mA
		LCMXO3L/LF-4300C 400 Ball Package	33.2	mA
		LCMXO3L/LF-6900C	33.2	mA
		LCMXO3L/LF-9400C	39.6	mA
		LCMXO3L/LF-640E	17.7	mA
		LCMXO3L/LF-1300E	17.7	mA
		LCMXO3L/LF-1300E 256 Ball Package	18.3	mA
		LCMXO3L/LF-2100E	18.3	mA
		LCMXO3L/LF-2100E 324 Ball Package	20.4	mA
		LCMXO3L/LF-4300E	20.4	mA
		LCMXO3L/LF-6900E	23.9	mA
		LCMXO3L/LF-9400E	28.5	mA
I _{CCIO}	Bank Power Supply⁵ VCCIO = 2.5 V	All devices	0	mA

1. For further information on supply current, please refer to TN1289, Power Estimation and Management for MachXO3 Devices.

2. Assumes all inputs are held at $V_{\mbox{\scriptsize CCIO}}$ or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. $T_J = 25$ °C, power supplies at nominal voltage.

6. Per bank. $V_{CCIO} = 2.5$ V. Does not include pull-up/pull-down.



LVPECL

The MachXO3L/LF family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions¹

Symbol	Description	Nominal	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	93	Ohms
R _P	Driver parallel resistor	196	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	2.05	V
V _{OL}	Output low voltage	1.25	V
V _{OD}	Output differential voltage	0.80	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	100.5	Ohms
I _{DC}	DC output current	12.11	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



MachXO3L/LF External Switching Characteristics – C/E Devices^{1, 2, 3, 4, 5, 6, 10}

			_	6	-5		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Clocks		I					
Primary Clo	ocks						
f _{MAX_PRI} ⁷	Frequency for Primary Clock Tree	All MachXO3L/LF devices		388	—	323	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	All MachXO3L/LF devices	0.5	_	0.6		ns
		MachXO3L/LF-1300	_	867	—	897	ps
		MachXO3L/LF-2100		867	_	897	ps
t _{SKEW_PRI}	Primary Clock Skew Within a Device	MachXO3L/LF-4300		865	_	892	ps
0.12.1		MachXO3L/LF-6900		902	_	942	ps
		MachXO3L/LF-9400	_	908	_	950	ps
Edge Clock							
f _{MAX_EDGE} ⁷	Frequency for Edge Clock	MachXO3L/LF		400	_	333	MHz
_	n Propagation Delay						
t _{PD}	Best case propagation delay through one LUT-4	All MachXO3L/LF devices	_	6.72	_	6.96	ns
General I/O	Pin Parameters (Using Primary Clock with	out PLL)		I			1
		MachXO3L/LF-1300	—	7.46	_	7.66	ns
		MachXO3L/LF-2100	_	7.46	—	7.66	ns
t _{CO}	Clock to Output - PIO Output Register	MachXO3L/LF-4300	_	7.51	_	7.71	ns
00		MachXO3L/LF-6900	_	7.54	_	7.75	ns
		MachXO3L/LF-9400	_	7.53	_	7.83	ns
	Clock to Data Setup - PIO Input Register	MachXO3L/LF-1300	-0.20	—	-0.20	—	ns
		MachXO3L/LF-2100	-0.20		-0.20		ns
t _{SU}		MachXO3L/LF-4300	-0.23		-0.23		ns
		MachXO3L/LF-6900	-0.23	_	-0.23		ns
		MachXO3L/LF-9400	-0.24		-0.24	—	ns
		MachXO3L/LF-1300	1.89		2.13		ns
		MachXO3L/LF-2100	1.89		2.13		ns
t _H	Clock to Data Hold - PIO Input Register	MachXO3L/LF-4300	1.94	_	2.18	_	ns
		MachXO3L/LF-6900	1.98		2.23		ns
		MachXO3L/LF-9400	1.99		2.24		ns
		MachXO3L/LF-1300	1.61	—	1.76		ns
		MachXO3L/LF-2100	1.61		1.76		ns
t _{SU_DEL}	Clock to Data Setup - PIO Input Register	MachXO3L/LF-4300	1.66	_	1.81	_	ns
00_DEE	with Data Input Delay	MachXO3L/LF-6900	1.53	_	1.67	_	ns
		MachXO3L/LF-9400	1.65	_	1.80	<u> </u>	ns
		MachXO3L/LF-1300	-0.23	_	-0.23	_	ns
		MachXO3L/LF-2100	-0.23	_	-0.23	_	ns
t _{H_DEL}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO3L/LF-4300	-0.25		-0.25		ns
		MachXO3L/LF-6900	-0.21		-0.21		ns
		MachXO3L/LF-9400	-0.24		-0.24		ns
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO3L/LF devices		388		323	MHz

Over Recommended Operating Conditions



sysCLOCK PLL Timing

Parameter			Min.	Max.	Units	
: IN	Input Clock Frequency (CLKI, CLKFB)		7	400	MHz	
OUT	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)		1.5625	400	MHz	
OUT2	Output Frequency (CLKOS3 cascaded from CLKOS2)		0.0122	400	MHz	
fvco	PLL VCO Frequency		200	800	MHz	
PFD	Phase Detector Input Frequency		7	400	MHz	
AC Characteri	istics	•				
^t dt	Output Clock Duty Cycle	Without duty trim selected ³	45	55	%	
DT_TRIM ⁷	Edge Duty Trim Accuracy		-75	75	%	
t _{PH} ⁴	Output Phase Accuracy		-6	6	%	
	Outrout Clask Daviad Littar	f _{OUT} > 100 MHz	—	150	ps p-p	
	Output Clock Period Jitter	f _{OUT} < 100 MHz	—	0.007	UIPP	
	Outrast Olaski Ovala ta avala littar	f _{OUT} > 100 MHz	—	180	ps p-p	
	Output Clock Cycle-to-cycle Jitter	f _{OUT} < 100 MHz	—	0.009	UIPP	
1.8	Output Clock Phase Jitter	f _{PFD} > 100 MHz	—	160	ps p-p	
t _{OPJIT} ^{1, 8}		f _{PFD} < 100 MHz	—	0.011	UIPP	
	Output Clock Period Jitter (Fractional-N)	f _{OUT} > 100 MHz	—	230	ps p-p	
		f _{OUT} < 100 MHz	_	0.12	UIPP	
	Output Clock Cycle-to-cycle Jitter	f _{OUT} > 100 MHz	—	230	ps p-p	
	(Fractional-N)	f _{OUT} < 100 MHz		0.12	UIPP	
t _{SPO}	Static Phase Offset	Divider ratio = integer	-120	120	ps	
tw	Output Clock Pulse Width	At 90% or 10% ³	0.9	_	ns	
LOCK ^{2, 5}	PLL Lock-in Time			15	ms	
UNLOCK	PLL Unlock Time			50	ns	
	Innut Clask Davied Litter	f _{PFD} ≥ 20 MHz	—	1,000	ps p-p	
^t IPJIT ⁶	Input Clock Period Jitter	f _{PFD} < 20 MHz	—	0.02	UIPP	
thi	Input Clock High Time	90% to 90%	0.5	—	ns	
t _{LO}	Input Clock Low Time	10% to 10%	0.5	—	ns	
STABLE ⁵	STANDBY High to PLL Stable		—	15	ms	
RST	RST/RESETM Pulse Width		1	—	ns	
RSTREC	RST Recovery Time		1	—	ns	
RST_DIV	RESETC/D Pulse Width		10	—	ns	
t _{RSTREC_DIV}	RESETC/D Recovery Time		1	_	ns	
t _{ROTATE-SETUP}	PHASESTEP Setup Time		10		ns	
t _{ROTATE_WD}	PHASESTEP Pulse Width		4		VCO Cycles	

Over Recommended Operating Conditions

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide for more details.

5. At minimum $\rm f_{PFD}$ As the $\rm f_{PFD}$ increases the time will decrease to approximately 60% the value listed.

6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.

7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.

8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



sysCONFIG Port Timing Specifications

Symbol	Parameter		Min.	Max.	Units
All Configuration Mo	odes				
t _{PRGM}	PROGRAMN low pul	PROGRAMN low pulse accept		—	ns
t _{PRGMJ}	PROGRAMN low pul	PROGRAMN low pulse rejection		25	ns
t _{INITL}	INITN low time	LCMXO3L/LF-640/ LCMXO3L/LF-1300	—	55	us
		LCMXO3L/LF-1300 256-Ball Package/ LCMXO3L/LF-2100	_	70	us
		LCMXO3L/LF-2100 324-Ball Package/ LCMXO3-4300	_	105	us
		LCMXO3L/LF-4300 400-Ball Package/ LCMXO3-6900	_	130	us
		LCMXO3L/LF-9400C	_	175	us
t _{DPPINIT}	PROGRAMN low to	NITN low	_	150	ns
t _{DPPDONE}	PROGRAMN low to I	DONE low	_	150	ns
t _{IODISS}	PROGRAMN low to	I/O disable	—	120	ns
Slave SPI					
f _{MAX}	CCLK clock frequence	CCLK clock frequency			MHz
t _{CCLKH}	CCLK clock pulse wi	CCLK clock pulse width high			ns
t _{CCLKL}	CCLK clock pulse wi	CCLK clock pulse width low		—	ns
t _{STSU}	CCLK setup time	CCLK setup time		—	ns
t _{STH}	CCLK hold time	CCLK hold time		—	ns
t _{STCO}	CCLK falling edge to	CCLK falling edge to valid output		10	ns
t _{STOZ}	CCLK falling edge to	valid disable	_	10	ns
t _{STOV}	CCLK falling edge to	valid enable	_	10	ns
t _{SCS}	Chip select high time)	25	—	ns
t _{SCSS}	Chip select setup tim	e	3	—	ns
t _{SCSH}	Chip select hold time	Chip select hold time			ns
Master SPI					
f _{MAX}	MCLK clock frequence	MCLK clock frequency		133	MHz
t _{MCLKH}	MCLK clock pulse wi	MCLK clock pulse width high		—	ns
t _{MCLKL}	MCLK clock pulse wi	MCLK clock pulse width low		—	ns
t _{STSU}	MCLK setup time	MCLK setup time		—	ns
t _{STH}	MCLK hold time	MCLK hold time		—	ns
t _{CSSPI}	INITN high to chip se	elect low	100	200	ns
t _{MCLK}	INITN high to first MO	CLK edge	0.75	1	us



Pin Information Summary

	MachXO3L/LF -640 MachXO3L/LF-1300		L/LF-1300	0	
	CSFBGA121	WLCSP36	CSFBGA121	CSFBGA256	CABGA256
General Purpose IO per Bank	•	•	•	•	•
Bank 0	24	15	24	50	50
Bank 1	26	0	26	52	52
Bank 2	26	9	26	52	52
Bank 3	24	4	24	16	16
Bank 4	0	0	0	16	16
Bank 5	0	0	0	20	20
Total General Purpose Single Ended IO	100	28	100	206	206
Differential IO per Bank		1			L
Bank 0	12	8	12	25	25
Bank 1	13	0	13	26	26
Bank 2	13	4	13	26	26
Bank 3	11	2	11	8	8
Bank 4	0	0	0	8	8
Bank 5	0	0	0	10	10
Total General Purpose Differential IO	49	14	49	103	103
Dual Function IO	33	25	33	33	33
Number 7:1 or 8:1 Gearboxes		I.			I
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	7	3	7	14	14
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	7	2	7	14	14
High-speed Differential Outputs		L			L
Bank 0	7	3	7	14	14
VCCIO Pins		L			L
Bank 0	1	1	1	4	4
Bank 1	1	0	1	3	4
Bank 2	1	1	1	4	4
Bank 3	3	1	3	2	1
Bank 4	0	0	0	2	2
Bank 5	0	0	0	2	1
VCC	4	2	4	8	8
GND	10	2	10	24	24
NC	0	0	0	0	1
Reserved for Configuration	1	1	1	1	1
Total Count of Bonded Pins	121	36	121	256	256



	MachXO3L/LF-2100					
	WLCSP49	CSFBGA121	CSFBGA256	CSFBGA324	CABGA256	CABGA324
General Purpose IO per Bank	1					
Bank 0	19	24	50	71	50	71
Bank 1	0	26	52	62	52	68
Bank 2	13	26	52	72	52	72
Bank 3	0	7	16	22	16	24
Bank 4	0	7	16	14	16	16
Bank 5	6	10	20	27	20	28
Total General Purpose Single Ended IO	38	100	206	268	206	279
Differential IO per Bank	1					
Bank 0	10	12	25	36	25	36
Bank 1	0	13	26	30	26	34
Bank 2	6	13	26	36	26	36
Bank 3	0	3	8	10	8	12
Bank 4	0	3	8	6	8	8
Bank 5	3	5	10	13	10	14
Total General Purpose Differential IO	19	49	103	131	103	140
Dual Function IO	25	33	33	37	33	37
Number 7:1 or 8:1 Gearboxes	•			•	•	•
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	5	7	14	18	14	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	6	13	14	18	14	18
High-speed Differential Outputs	•			•	•	•
Bank 0	5	7	14	18	14	18
VCCIO Pins	1					
Bank 0	2	1	4	4	4	4
Bank 1	0	1	3	4	4	4
Bank 2	1	1	4	4	4	4
Bank 3	0	1	2	2	1	2
Bank 4	0	1	2	2	2	2
Bank 5	1	1	2	2	1	2
VCC	2	4	8	8	8	10
GND	4	10	24	16	24	16
NC	0	0	0	13	1	0
Reserved for Configuration	1	1	1	1	1	1
Total Count of Bonded Pins	49	121	256	324	256	324



	MachXO3L/LF-9400C			
	CSFBGA256	CABGA256	CABGA400	CABGA484
General Purpose IO per Bank		•		•
Bank 0	50	50	83	95
Bank 1	52	52	84	96
Bank 2	52	52	84	96
Bank 3	16	16	28	36
Bank 4	16	16	24	24
Bank 5	20	20	32	36
Total General Purpose Single Ended IO	206	206	335	383
Differential IO per Bank		•		•
Bank 0	25	25	42	48
Bank 1	26	26	42	48
Bank 2	26	26	42	48
Bank 3	8	8	14	18
Bank 4	8	8	12	12
Bank 5	10	10	16	18
Total General Purpose Differential IO	103	103	168	192
Dual Function IO	37	37	37	45
Number 7:1 or 8:1 Gearboxes	•			•
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	20	20	22	24
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	20	20	22	24
High-speed Differential Outputs	•			•
Bank 0	20	20	21	24
VCCIO Pins	•			•
Bank 0	4	4	5	9
Bank 1	3	4	5	9
Bank 2	4	4	5	9
Bank 3	2	1	2	3
Bank 4	2	2	2	3
Bank 5	2	1	2	3
VCC	8	8	10	12
GND	24	24	33	52
NC	0	1	0	0
Reserved for Configuration	1	1	1	1
Total Count of Bonded Pins	256	256	400	484





Date	Version	Section	Change Summary
June 2014	1.0	—	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed V _{REF} (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
February 2014	00.2	DC and Switching Characteristics Updated MachXO3L External Switching Characteristics – C/ table. Removed LPDDR and DDR2 parameters.	
	00.1		Initial release.