



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	6КВ (2К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs001t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

IAE	SLE 1: ds	SPIC	33F	J060	50	01/1	01 <i>I</i>	\ \10	2A/2	202/	a an	a as	PIC	33F	108	653	302	PR	טטכ	CII		ILIES
			es)				Re	mapp	able F	Peripł	nerals								ADC			
	Device	Pins	Program Flash Memory (Kbyte	RAM (Bytes)	Remappable Pins	16-Bit Timer	Input Capture	Output Compare	UART	SPI	PWM ⁽²⁾	Analog Comparator	External Interrupts ⁽¹⁾	DAC Output	Constant Current Source	Reference Clock	I ² C TM	SARs	Sample-and-Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPl	C33FJ06GS001	18	6	256	8	2	0	0	0	0	2x2	2	3	0	0	0	1	1	2	6	13	PDIP, SOIC
		20																				SSOP
dsPl	C33FJ06GS101A	18	6	256	8	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	13	PDIP, SOIC
		20																				SSOP
dsPIC33FJ06GS102A	C33FJ06GS102A	28	6	256	16	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA
dsPl	C33FJ06GS202A	28	6	1K	16	2	1	1	1	1	2x2	2	3	1	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA
dsPl	C33FJ09GS302	28	9	1K	16	2	1	1	1	1	3x2	2	3	1	1	1	1	1	3	8	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA

Note 1: INT0 is not remappable.

2: The PWM4 pair is remappable and only available on dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices.

Table of Contents

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	25
4.0	Memory Organization	37
5.0	Flash Program Memory	75
6.0	Resets	79
7.0	Interrupt Controller	87
8.0	Oscillator Configuration	123
9.0	Power-Saving Features	137
10.0	I/O Ports	145
11.0	Timer1	173
12.0	Timer2 Features	175
13.0	Input Capture	177
14.0	Output Compare	179
15.0	High-Speed PWM	183
16.0	Serial Peripheral Interface (SPI)	205
17.0	Inter-Integrated Circuit™ (I ² C™)	211
18.0	Universal Asynchronous Receiver Transmitter (UART)	219
19.0	High-Speed 10-Bit Analog-to-Digital Converter (ADC)	225
20.0	High-Speed Analog Comparator	243
21.0	Constant Current Source	. 249
22.0	Special Features	. 251
23.0	Instruction Set Summary	259
24.0	Development Support	. 267
25.0	Electrical Characteristics	. 271
26.0	DC and AC Device Characteristics Graphs	315
27.0	Packaging Information	319
Appe	ndix A: Revision History	339
Index	· · · · · · · · · · · · · · · · · · ·	. 341

NOTES:

Flash Memory Control Registers 5.5

R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾			—	_	—				
bit 15							bit 8				
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	ERASE ⁽¹⁾	—	_		NVMOF	><3:0> ^(1,2)					
bit 7							bit 0				
Legend:		SO = Settat	ole Only bit								
R = Readable	e bit	W = Writabl	e bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cle	eared	x = Bit is unkr	nown				
 bit 15 WR: Write Control bit⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete. This bit can only be set (not cleared) in software. 											
bit 14	WREN: Write F	nable bit(1)			0						
	1 = Enables Fla	ash program/	erase operatio	ons							
	0 = Inhibits Fla	sh program/e	rase operatio	ns							
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾										
	1 = An improp automatica 0 = The progra	er program Ily on any set m or erase oj	or erase sec attempt of th peration comp	quence attem e WR bit) pleted normall	pt or terminati y	on has occurre	ed (bit is set				
bit 12-7	Unimplemente	d: Read as 'd)'								
bit 6	ERASE: Erase/	Program Ena	ıble bit ⁽¹⁾								
	1 = Performs th 0 = Performs th	ne erase oper ne program o	ation specifie	d by NVMOP· ified by NVM0	<3:0> on the ne 0P<3:0> on the	ext WR comman next WR comm	d land				
bit 5-4	Unimplemente	d: Read as '()'								
bit 3-0	Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits ^(1,2) <u>If ERASE = 1:</u> 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation										
Note 1: Th	1101 = No oper 0011 = Memory 0010 = No oper 0001 = Reserve 0000 = Reserve	ration / word progra ration ed ed pe reset on a	m operation Power-on Re	set (POR).							
	ces she suit only t										

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

	-12. IEC0.										
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
_	—	ADIE	U1TXIE ⁽¹⁾	U1RXIE ⁽¹⁾	SPI1IE ⁽¹⁾	SPI1EIE ⁽¹⁾	—				
bit 15							bit 8				
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE		—	—	T1IE	OC1IE ⁽¹⁾	IC1IE ⁽²⁾	INTOIE				
bit 7							bit 0				
Laward											
Legena:	, bit	\\/ = \\/ritabla	hit	II – Unimploi	montod bit roo	d oo 'O'					
R = Readable		vv = vvritable	DIL	$0^{\circ} = 0$	mented bit, read	uas u v - Pitio unkno					
	FOR				aleu		JWI I				
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13	ADIF: ADC1	Conversion Co	omplete Interru	int Enable bit							
	1 = Interrupt r	request is enal	bled								
	0 = Interrupt r	request is not e	enabled								
bit 12	U1TXIE: UAR	RT1 Transmitte	r Interrupt Ena	ible bit ⁽¹⁾							
	1 = Interrupt r	request is enal	bled								
1.11.4.4	0 = Interrupt r	request is not e	enabled	(1)							
DIT 11		RI1 Receiver I	nterrupt Enabl	e Dit(")							
	0 = Interrupt r	request is enal	enabled								
bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit ⁽¹⁾								
	1 = Interrupt r	equest is enal	bled								
	0 = Interrupt r	request is not e	enabled	0							
bit 9	SPI1EIE: SPI	1 Event Interru	upt Enable bit ⁽¹	1)							
	1 = Interrupt r	request is enal	bled								
bit 8		tod. Boad as									
bit 7	T2IF · Timer2	Interrunt Enab	le hit								
bit i	1 = Interrupt r	request is enal	bled								
	0 = Interrupt request is not enabled										
bit 6-4	Unimplemen	ted: Read as	0'								
bit 3	T1IE: Timer1	Interrupt Enab	le bit								
	1 = Interrupt r	request is enal	bled								
h # 0		request is not e			(1)						
DIT 2		ut Compare Cr		upt Enable bit	(•)						
	0 = Interrupt r	request is enal	enabled								
bit 1	IC1IE: Input (Capture Chann	el 1 Interrupt E	Enable bit ⁽²⁾							
	1 = Interrupt r	request is enal	oled .								
	0 = Interrupt r	request not en	abled								
bit 0	INTOIE: Exter	mal Interrupt 0	Enable bit								
	1 = Interrupt r	request is enal	bled								
		equest is not e	TIADIEU								
				004/404 0/400	A 1						

REGISTER 7-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

Note 1: This bit is not implemented in dsPIC33FJ06GS001/101A/102A devices.

2: This bit is not implemented in the dsPIC33FJ06GS001 device.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 7-	-33: IPC28:				REGISTER 28	}		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		_					_	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
	A	DCP3IP<2:0>	1)		A	DCP2IP<2:0>\4	2)	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	x = Bit is unkr	nown			
bit 15-7 bit 6-4 bit 3 bit 2-0	7 Unimplemented: Read as '0' ADCP3IP<2:0>: ADC Pair 3 Conversion Done Interrupt Priority bits ⁽¹⁾ 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •							

- **Note 1:** These bits are not implemented in dsPIC33FJ06GS102A/202A devices.
 - **2**: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer (WDT) and Power-Saving Modes" (DS70196) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. Devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

These devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

9.2 Instruction-Based Power-Saving Modes

The devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
SPI Data Input 1	SDI1	RPINR20	SDI1R<5:0>
SPI Clock Input 1	SCK1	RPINR20	SCK1R<5:0>
SPI Slave Select Input 1	SS1	RPINR21	SS1R<5:0>
PWM Fault Input	FLT1	RPINR29	FLT1R<5:0>
PWM Fault Input	FLT2	RPINR30	FLT2R<5:0>
PWM Fault Input	FLT3	RPINR30	FLT3R<5:0>
PWM Fault Input	FLT4	RPINR31	FLT4R<5:0>
PWM Fault Input	FLT5	RPINR31	FLT5R<5:0>
PWM Fault Input	FLT6	RPINR32	FLT6R<5:0>
PWM Fault Input	FLT7	RPINR32	FLT7R<5:0>
PWM Fault Input	FLT8	RPINR33	FLT8R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI1	RPINR33	SYNCI1R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI2	RPINR34	SYNCI2R<5:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—		RP33R<5:0>								
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	_			RP32	RP32R<5:0>						
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at P	'1' = Bit is set		'0' = Bit is cle	x = Bit is unkr	nown						

REGISTER 10-24: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

bit 15-14	Unimplemented: Read as '0	,
-----------	---------------------------	---

bit 13-8	RP33R<5:0>: Peripheral Output Function is Assigned to RP33 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP32R<5:0>: Peripheral Output Function is Assigned to RP32 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

REGISTER 10-25: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—		RP35R<5:0>								
bit 15							bit 8				

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—		RP34R<5:0>								
bit 7							bit 0				

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

13.0 INPUT CAPTURE

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the IC1 pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at IC1 pin
 - Capture timer value on every rising edge of input at IC1 pin
- Capture timer value on every edge (rising and falling)
- · Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at IC1 pin
 - Capture timer value on every 16th rising edge of input at IC1 pin

The input capture module uses the Timer2 module as its timer; however, it can use either an internal or external clock.

Other operational features include:

- · Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- · Use of input capture to provide additional sources of external interrupts



FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM

FIGURE 19-3: ADC BLOCK DIAGRAM FOR dsPIC33FJ06GS102A DEVICE



dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	—	—	PCFG3	PCFG2	PCFG1	PCFG0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-8	Unimplemented: Read as '0'								
hit 7-6	PCEC<7:6>: Analog to Digital Port Configuration Control hits ⁽¹⁾								

REGISTER 19-4: ADPCFG: ADC PORT CONFIGURATION REGISTER

bit 7-6 **PCFG<7:6>:** Analog-to-Digital Port Configuration Control bits

- 1 = Port pin is in Digital mode; port read input is enabled; Analog-to-Digital input multiplexer is connected to AVss
- 0 = Port pin is in Analog mode; port read input is disabled; Analog-to-Digital samples pin voltage

bit 5-4 Unimplemented: Read as '0'

- bit 3-0 **PCFG<3:0>:** Analog-to-Digital Port Configuration Control bits
 - 1 = Port pin is in Digital mode; port read input is enabled; Analog-to-Digital input multiplexer is connected to AVss
 - 0 = Port pin is in Analog mode; port read input is disabled; Analog-to-Digital samples pin voltage
- **Note 1:** This bit is not implemented in dsPIC33FJ06GS102A/202A devices.
 - 2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

TABLE 25-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS		$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					
Param.	Param. Symbol Characteristic		Min.	Typ. ⁽¹⁾ Max. Units Co		Conditions	
Operat	Operating Voltage						
DC10	Vdd	Supply Voltage ⁽⁴⁾	VBOR	_	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8			V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	—	Vss	V	
DC17	Svdd	VDD Rise Rate⁽³⁾ to Ensure Internal Power-on Reset Signal	0.03	_	_	V/ms	0-3.0V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

25.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
	Operating voltage VDD range as described in Table 25-1.				

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	_	—	50	pF	EC mode
DO58	Св	SCL1, SDA1	_	_	400	pF	In I ² C™ mode

AC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				
Maximum Data Rate	Maximum Data Rate Master Master Sla Transmit Only (Half-Duplex) (Full-Duplex) (Full-Duplex)		Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP	
15 MHz	Table 25-30		_	0,1	0,1	0,1	
9 MHz		Table 25-31	—	1	0,1	1	
9 MHz	_	Table 25-32	—	0	0,1	1	
15 MHz	_	—	Table 25-33	1	0	0	
11 MHz		_	Table 25-34	1	1	0	
15 MHz	_	—	Table 25-35	0	1	0	
11 MHz	_	—	Table 25-36	0	0	0	

TABLE 25-29: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY





NOTES:

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820