



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	6КВ (2К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs101a-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, included in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All Effective Addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0			All Resets	
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	OWCLK — GSWTRG — FORM EIE ORDER SEQSAMP ASYNCSAMP — ADCS<2:0> 0									0003			
ADPCFG	0302	_	_	_	_	_	_	_	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_		—	_		—	—	_		P6RDY	—	—	—	P2RDY	P1RDY	P0RDY	0000
ADBASE	0308		ADBASE<15:1> — 000										0000					
ADCPC0	030A	IRQEN1	RQEN1 PEND1 SWTRG1 TRGSRC1<4:0> IRQEN0 PEND0 SWTRG0 TRGSRC0<4:0> 00										0000					
ADCPC1	030C	_	IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0> 00								0000							
ADCPC3	0310	_		—	—		—	_	_	IRQEN6	PEND6	SWTRG6		TRGS	RC6<4:0>			0000
ADCBUF0	0320								ADC D	ata Buffer 0								XXXX
ADCBUF1	0322								ADC D	ata Buffer 1								XXXX
ADCBUF2	0324								ADC D	ata Buffer 2	2							XXXX
ADCBUF3	0326								ADC D	ata Buffer 3	5							XXXX
ADCBUF4	0328								ADC D	ata Buffer 4	ŀ							XXXX
ADCBUF5	032A		ADC Data Buffer 5 xxx										xxxx					
ADCBUF12	0338	ADC Data Buffer 12 xx										xxxx						
ADCBUF13	033A	ADC Data Buffer 13 xxx										XXXX						

TABLE 4-21: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS102A AND dsPIC33FJ06GS202A

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND
dsPIC33FJ09GS302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0	—	—			RP1	R<5:0>			—	—	RP0R<5:0>						0000
RPOR1	06D2	_	_			RP3	3R<5:0>			_	_	RP2R<5:0> 0.0						0000
RPOR2	06D4	_	_		RP5R<5:0>				_	_	RP4R<5:0> 000						0000	
RPOR3	06D6	_	_		RP7R<5:0>				_	_			RP6R	<5:0>			0000	
RPOR4	06D8	_	_			RPS)R<5:0>			_	_			RP8R	<5:0>			0000
RPOR5	06DA	_	_			RP1	1R<5:0>			_	_			RP10R	<5:0>			0000
RPOR6	06DC	_	_		RP13R<5:0>				_	_	RP12R<5:0>					0000		
RPOR7	06DE	_	_		RP15R<5:0>				_	_	RP14R<5:0>					0000		
RPOR16	06F0	_	_		RP33<5:0>				_	_	RP32<5:0> 00					0000		
RPOR17	06F2	_	_		RP35<5:0>					_	RP34<5:0> 00					0000		

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER	7-13: IEC1: I	INTERRUPT	ENABLE C	ONTROL RE	GISTER 1		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	_	INT2IE	_	—	—	_	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		_	INT1IE	CNIE	AC1IE ⁽¹⁾	MI2C1IE	SI2C1IE
bit 7							bit 0
-							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	INT2IE: Exter	mal Interrupt 2	Enable bit				
	1 = Interrupt r	request is enab	bled				
h: 40 F	0 = Interrupt r	request is not e					
DIT 12-5	Unimplemen	ted: Read as					
DIT 4	INITIE: Exter	nal interrupt 1	Enable bit				
	1 = Interrupt r 0 = Interrupt r	request is enal	enabled				
bit 3	CNIE: Input C	Change Notifica	ation Interrupt	Enable bit			
	1 = Interrupt r	request is enab	bled				
	0 = Interrupt r	request is not e	enabled				
bit 2	AC1IE: Analo	og Comparator	1 Interrupt En	able bit ⁽¹⁾			
	1 = Interrupt r	request is enab	bled				
	0 = Interrupt r	request is not e	enabled				
bit 1	MI2C1IE: I2C	1 Master Ever	its Interrupt Er	hable bit			
	\perp = Interrupt r	request is enar	nabled				
bit 0	SI2C1IE: 12C	1 Slave Events	Interrunt Ens	able hit			
Sit U	1 = Interrupt r	request is enal	bled				
	0 = Interrupt r	request is not e	enabled				

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER /-	18: IEC7: I	NIERRUPI	ENABLE CO	JNIROL RE	GISTER /		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		<u> </u>	ADCP6IE		<u> </u>	ADCP3IE ⁽¹⁾	ADCP2IE ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4	ADCP6IE: AD	DC Pair 6 Conv	ersion Done I	nterrupt Enabl	e bit		
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	ADCP3IE: AD	DC Pair 3 Conv	ersion Done I	nterrupt Enabl	e bit ⁽¹⁾		
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 0	ADCP2IE: AD	DC Pair 2 Conv	ersion Done I	nterrupt Enabl	e bit ⁽²⁾		
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

Complete the following steps to configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and the old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

The following steps outline the procedure to disable all user interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0xE0 with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(Level 8-Level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor, 'N1', is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4, or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC', is given by Equation 8-2.

EQUATION 8-2: Fosc CALCULATION

$$FOSC = FIN * \left(\frac{M}{N1 * N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 8-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

• If PLLPOST<1:0> = 00, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE

$$F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left(\frac{10000000 * 32}{2 * 2} \right) = 40 \text{ MIPS}$$

8.2 Auxiliary Clock Generation

The auxiliary clock generation is used for a peripherals that need to operate at a frequency unrelated to the system clock, such as a PWM or ADC.

The primary oscillator and internal FRC oscillator sources can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

The auxiliary clock has the following configuration restrictions:

- For proper PWM operation, auxiliary clock generation must be configured for 120 MHz (see Parameter OS56 in Table 25-18 in Section 25.0 "Electrical Characteristics"). If a slower frequency is desired, the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) should be used.
- To achieve 1.04 ns PWM resolution, the auxiliary clock must use the 16x auxiliary PLL (APLL). All other clock sources will have a minimum PWM resolution of 8 ns.
- If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less

8.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.



FIGURE 8-2: dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PLL BLOCK DIAGRAM

REGISTER 8-5: ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER											
R/W-0	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1				
ENAPLL	APLLCK	SELACLK	_	_	AP	STSCLR<2:0>	(2)				
bit 15				•	•		bit 8				
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0				
ASRCSEL	FRCSEL	—	—	—	—	—	—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'					
-n = Value at F	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown										
bit 15	it 15 ENAPLL: Auxiliary PLL Enable bit 1 = APLL is enabled 0 = APLL is disabled										
bit 14	APLLCK: APLL Locked Status bit (read-only) 1 = Indicates that auxiliary PLL is in lock 0 = Indicates that auxiliary PLL is not in lock										
bit 13	SELACLK: S	elect Auxiliary (Clock Source	for Auxiliary C	lock Divider bit						
	1 = Auxiliary o 0 = Primary P	oscillators provi PLL (Fvco) prov	des the sourc	e clock for au ce clock for au	xiliary clock divio xiliary clock divi	der der					
bit 12-11	Unimplemen	ted: Read as 'o)'								
bit 10-8	APSTSCLR<	2:0>: Auxiliary	Clock Output	Divider bits ⁽²⁾							
	111 = Divided by 1 110 = Divided by 2 101 = Divided by 4 100 = Divided by 8 011 = Divided by 16 010 = Divided by 32 001 = Divided by 64 000 = Divided by 256										
bit 7	ASRCSEL: S	elect Reference	e Clock Sourc	e for Auxiliary	Clock bit						
	 1 = Primary oscillator is the clock source 0 = No clock input is selected 										
bit 6	FRCSEL: Sel 1 = Selects Fl 0 = Input cloc	ect Reference RC clock for au k source is dete	Clock Source xiliary PLL ermined by AS	for Auxiliary F	PLL bit						
bit 5-0	Unimplemen	ted: Read as 'd)'		-						
Note 1: This	s register is res	et only on a Po	wer-on Reset	(POR).							

(1) _

2: The auxiliary clock postscaler must be configured to divide-by-1 (APSTSCLR<2:0> = 111) for proper operation of the PWM module.

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — — bit 15	REGISTER 9	EGISTER 5-1. PMD6. PERIPHERAL MODULE DISABLE CONTROL REGISTER 6											
Image: matrix of the set of the se	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
bit 15 bit U-0 U-0 U-0 U-0 R/W-0 U-0 — — — — CCSMD ⁽¹⁾ — bit 7 bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	—	_	—	—	—	—	—	_					
U-0U-0U-0U-0U-0R/W-0U-0 $ -$ CCSMD ⁽¹⁾ $-$ bit 7 $ -$ Legend: R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'· · · · · · · · · · · · · · · · · · ·	bit 15							bit 8					
U-0 U-0 U-0 U-0 U-0 R/W-0 U-0 - - - - - CCSMD ⁽¹⁾ - bit 7 - - - CCSMD ⁽¹⁾ - Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown													
Image: matrix display="bit style="text-align: center;">	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0					
bit 7 bit Legend: Image: Comparison of the second	—	—	—	—	—	—	CCSMD ⁽¹⁾	_					
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown$	bit 7							bit 0					
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown$													
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $-n = Value at POR$ '1' = Bit is set'0' = Bit is clearedx = Bit is unknown	Legend:												
-n = Value at POR (1) = Bit is set (0) = Bit is cleared x = Bit is unknown	R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'						
	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown								

REGISTER 9-7: PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8

bit 15-2 Unimplemented: Read as '0'

bit 1 CCSMD: Constant Current Source Module Disable bit⁽¹⁾

1 = Constant current source module is disabled

0 = Constant current source module is enabled

bit 0 Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A/202A devices.

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_			FLT3	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—			FLT2	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15 11	Unimplomen	ted. Deed es 'o'					
DIL 15-14							
hit 7.6	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp	tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 tied to RP32					
DIT 7-6	Unimplemen	ted: Read as 0					
DIT 5-U	<pre>FLI2R<5:0>: 111111 = Inp 100011 = Inp 100010 = Inp 100000 = Inp</pre>	Assign PWM Fa out tied to Vss out tied to RP35 out tied to RP34 out tied to RP33 out tied to RP32	uit input 2	(FL12) to the Co	orresponding F	kµn µin dits	

REGISTER 10-11: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

11.1 Timer1 Control Register

R/\/_0	11-0	R/\/\/_0	11-0	11-0	_0	11-0	11-0				
	<u> </u>					<u> </u>	<u> </u>				
bit 15		TODE					bit 8				
bit 10							bit 0				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKPS	S<1:0>		TSYNC	TCS					
bit 7					I	1	bit 0				
Legend:											
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	TON: Timer1	On bit									
	1 = Starts 16-	bit Timer1									
bit 14		tod: Pead as '	۰'								
bit 13		n Idlo Modo bit)								
DIL 13	1 = Discontinu	1 = Discontinues module operation when device enters Idle mode									
	0 = Continues module operation in Idle mode										
bit 12-7	Unimplemented: Read as '0'										
bit 6	TGATE: Time	r1 Gated Time	Accumulation	n Enable bit							
	When TCS =	<u>1:</u> pred									
	When TCS =	0:									
	1 = Gated tim	e accumulatior	is enabled								
	0 = Gated tim	e accumulatior	is disabled								
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	le Select bits							
	11 = 1:256										
	01 = 1:8										
	00 = 1:1										
bit 3	Unimplement	ted: Read as ')'								
bit 2	TSYNC: Time	r1 External Clo	ock Input Syn	chronization Se	elect bit						
	<u>When TCS =</u> $1 = 0$	<u>1:</u>	a al ciana ut								
	1 = Synchronin0 = Does not :	svnchronize ex	ternal clock i	nput							
	When TCS =	0:		ipat							
	This bit is igno	ored.									
bit 1	TCS: Timer1	Clock Source S	Select bit								
	1 = External c 0 = Internal cl	lock from T1Cl ock (FCY)	K pin (on the	rising edge)							
bit 0	Unimplement	ted: Read as ')'								

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

12.0 TIMER2 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer with an external clock input (TxCK) that is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The Timer2 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (Fcy). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The Timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

The Timer control bit settings for different operating modes are given in Table 12-1.

TABLE 12-1: TIM	R MODE SETTINGS
-----------------	-----------------

Mode	TCS	TGATE
Timer	0	0
Gated Timer	0	1
Synchronous Counter	1	х

12.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 2. Set the Clock and Gating modes using the TCS and TGATE bits.
- 3. Load the Timer Period value into the PRx register.
- 4. If interrupts are required, set the Timerx Interrupt Enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 5. Set the TON bit.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)







U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSH	<<9:8>
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match not required in this position

0 = Disables masking for bit x; bit match required in this position

Bit Field	Description
PLLKEN	PLL Lock Enable bit
	 1 = Clock switch to PLL source will wait until the PLL lock signal is valid 0 = Clock switch will not wait for the PLL lock signal
JTAGEN	JTAG Enable bit
	1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits
	11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 22-3: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC f,#bit4		Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	2	None
		CALL	Wn	Call Indirect Subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C,DC,N,OV,Z
				$(Wb - Ws - \overline{C})$			
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE Wb, Wn		Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

			Standard Operating Conditions: 3.0V to 3.6V						
			(unless otherwise stated)						
	DC CHARACTERISTICS			ing temp	erature	-40°C	\leq TA \leq +85°C for Industrial		
				-40°C \leq TA \leq +125°C for Extended					
Param.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. I		Units	Conditions			
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000		_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	_	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current during Programming	-	10	—	mA			
D137a	TPE	Page Erase Time	20.1	_	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C ⁽²⁾		
D137b	TPE	Page Erase Time	19.5	_	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C ⁽²⁾		
D138a	Tww	Word Write Cycle Time	42.3	_	55.9	μs	Tww = 355 FRC cycles, TA = $+85^{\circ}C^{(2)}$		
D138b	Tww	Word Write Cycle Time	41.1		57.6	μs	Tww = 355 FRC cycles, TA = +125°C ⁽²⁾		

TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = `b011111 (for Minimum), TUN<5:0> = `b100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 25-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	g Conditio	ns: $-40^{\circ}C \le TA \le +85^{\circ}C$ for In $-40^{\circ}C \le TA \le +125^{\circ}C$ for E	-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended					
Param.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
	CEFC	External Filter Capacitor Value ⁽¹⁾	4.7	10	_	μF	Capacitor must be low series resistance (< 0.5 Ohms)	

Note 1: Typical VCAP voltage = 2.5 volts when $VDD \ge VDDMIN$.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Rar Package — Pattern —	mark amily - y Size (ag (if a nge	(KB)	SPIC 33 FJ 06 GS0 01 T - E / SP - XXX	Examples: a) dsPIC33FJ06GS001-I/SS: SMPS dsPIC33, 6-Kbyte program memory, 20-pin, Industrial temp.,SSOP package.
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GS0 GS1 GS2 GS3	= = =	Switch Mode Power Supply (SMPS) family Switch Mode Power Supply (SMPS) family Switch Mode Power Supply (SMPS) family Switch Mode Power Supply (SMPS) family	
Pin Count:	01 02	=	18-pin, 20-pin 28-pin, 36-pin	
Temperature Range:	I E	= =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	P SO SS SP MM TL	= = =	Plastic Dual In-line – 300 mil (PDIP) Plastic Small Outline – Wide – 7.50 mm body (SOIC) Plastic Shrink Small Outline – 5.30 mm body (SSOP) Skinny Plastic Dual In-Line – 300 mil body (SPDIP) Plastic Quad Flat, No Lead Package – 6x6x0.9 mm body (QFN-S) Very Thin Leadless Array – 5x5x0.9 mm body (VTLA)	