



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6КВ (2К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, included in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All Effective Addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4-5:			00111					v usi iv	-33FJU6(								
SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
0082	ALTIVT	DISI	_	_	_		_	—	_	_		_	_	INT2EP	INT1EP	INT0EP	0000
0084	-	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	_		_	T1IF	OC1IF	_	INT0IF	0000
0086	_	_	INT2IF	_	_	_	_	_	_	_	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
008A	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
008C	_	_	_	_	_	—	_	—	—	_	_	-	_	_	U1EIF	_	0000
008E	_	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_	_	JTAGIF	0000
0090	ADCP1IF	ADCP0IF	_	_	_	_	_	_	_	_	_	_	_	_	PWM4IF	_	0000
0092	_	_	_	_	_	_	_	_	_	_	_	_	_	_	ADCP3IF	_	0000
0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	_	<b>INTOIE</b>	0000
0096	_	_	INT2IE	_	_	_	_	_	_	_	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
009A	_	_	_	_	_	_	PSEMIE	_	_	_	_	_	_	_	_	_	0000
009C			—	—	-		-	—	—	_		_	—	—	U1EIE		0000
009E	_	PWM1IE	_	_	_	_	_	_	_	_	_	_	_	_	_	JTAGIE	0000
00A0	ADCP1IE	ADCP0IE	—	—	_			—	—	—	_	_	_	—	PWM4IE		0000
00A2			—	—	_			—	—	—	_	_	_	—	ADCP3IE		0000
00A4			T1IP<2:0>		_	(	DC1IP<2:0	>	—	—	_	_	_		INT0IP<2:0>		4404
00A6			T2IP<2:0>		-		-	—	—	_		_	—	—	—		4000
00A8		T	U1RXIP<2:0	>	-	<b>u</b> ,	SPI1IP<2:0	>	—	9	SPI1EIP<2:0	)>	—	—	—		4440
00AA			—	—	-		-	—			ADIP<2:0>		—	ι	J1TXIP<2:0>		0044
00AC			CNIP<2:0>		-		-	—	—	Ν	/II2C1IP<2:0	)>	—	5	SI2C1IP<2:0>	•	4044
00AE	_	_	_	_	_	_	_	_	_	_	_	_	_		INT1IP<2:0>		0004
00B2			—	—	-		-	—	—		INT2IP<2:0	>	—	—	—		0040
00C0			—	—	-		-	—	—	F	PSEMIP<2:0	)>	—	—	—		0040
00C4			—	—	-		-	—	—		U1EIP<2:0	>	—	—	—		0040
00CC			—	—	-		-	—	—	_		_	—		JTAGIP<2:0>		0004
00D2			—	—	-	P	WM1IP<2:	0>	—	_		_	—	—	—		0400
00D4			-	-	_		_	_	_	F	WM4IP<2:	)>	—	—	_	_	0040
00DA		A	DCP1IP<2:	)>	_	A	DCP0IP<2	:0>	_		_	_	_	_	_	_	4400
00DC		_		_			_		_	А	DCP3IP<2:	0>		_	_	_	0040
00E0	_	_	_	_		ILR<3	3:0>		—			\ \	ECNUM<6:0	>			0000
	Addr.           0080           0082           0084           0086           0086           0086           0086           0086           0086           0086           0086           0086           0090           0092           0094           0096           0097           0096           0097           0907	Addr.         Bit 1s           0080         NSTDIS           0082         ALTIVT           0084         —           0086         ALTIVT           0084         —           0086         —           0086         —           0087         ALTIVT           0088         —           0080         ALTIVT           0082         —           0084         —           0090         ADCP1IF           0092         —           0094         —           0095         —           0096         —           0097         —           0098         —           0099         —           0090         ADCP1IE           0040         —           0041         —           0042         —           0043         —           0044         —           0045         —           0046         —           0047         —           0048         —           0049         —           0040         —	Addr.         Bit 15         Bit 14           0080         NSTDIS         OVAERR           0082         ALTIVT         DISI           0084         —         —           0086         —         —           0086         —         —           0086         —         —           0086         —         —           0086         —         —           0086         —         —           0087         —         —           0088         —         —           0080         ADCP1IF         ADCP0IF           0091         —         —           0092         —         —           0094         —         —           0095         —         PWM1IE           0096         —         —           0097         —         —           0098         —         —           0094         —         —           0040         ADCP1IE         ADCP0IE           0044         —         —           0045         —         —           0046         —         —	Addr.         Bit 15         Bit 14         Bit 13           0080         NSTDIS         OVAERR         OVBERR           0082         ALTIVT         DISI         —           0084         —         —         ADIF           0086         —         —         ADIF           0086         —         —         INT2IF           0086         —         —         —           0086         —         —         —           0086         —         —         —           0086         —         —         —           0086         —         —         —           0086         —         PWM1IF         —           0090         ADCP1IF         ADCP0IF         ADIE           0091         —         —         —           0092         —         —         —           0092         —         —         —           0093         —         —         —           0094         —         PWM1IE         —           0095         —         PWM1IE         —           004         —         T1IP<2:0>	Addr.         Bit 15         Bit 14         Bit 13         Bit 12           0080         NSTDIS         OVAERR         OVBERR         COVAERR           0082         ALTIVT         DISI         —         —           0084         —         —         ADIF         U1TXIF           0086         —         —         INT2IF         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         PWM1IF         —         —           0087         ADCP1IF         ADCP0F         —         —           0098         —         —         ADIE         U1TXIE           0096         —         —         —         —           0097         —         —         —         —           0098         —         PWM1IE         —         —         —           0040         ADCP1IE         ADCP0IE         —         —         —           0044 <td>Addr.Bit 15Bit 14Bit 13Bit 12Bit 110080NSTDISOVAERROVBERRCOVAERRCOVBERR0082ALTIVTDISI———0084——ADIFU1TXIFU1RXIF0086——INT2IF——0087M————0088—PWM1IF———0080MCP1IFADCP0IF———0081MCP1IFADCP0IF———0092——ADIEU1TXIEU1RXIE0094——ADIEU1TXIEU1RXIE0095——ADIEU1TXIEU1RXIE0096—————0097MCP1IEADIEU1TXIEU1RXIE0098—————0094—————0095—PWM1IE———0096—PWM1IE———0097MCP1IEADCPOIE———0040ADCP1IEADCPOIE———0041—————0042—————0043—————0044—————0045—————0046———</td> <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE           0082         ALTIVT         DISI         —         —         —         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F           0086         —         —         MIT2IF         —         —         —         —           0086         —         —         —         —         —         —         —         —         —         —         …</td> <td>Addr.         Bit 19         Bit 13         Bit 12         Bit 11         Bit 10         Bit 20           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         OVATE           0082         ALTIVT         DISI         —         —         —         —         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1IF         SPI1IF           0086         —         —         INT2IF         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         —         PWM1IF         —         —         —         —         —           0086         —         PWM1IF         —         —         —         —         —           0092         —         —         ADIE         U1TXIE         U1RXIE         SPI1IE         SPI1IE           0094         —         —         ADIE         U1TXIE         U1RXIE         SPI1IE         SPI1IE           0094         —         —         —         —         —         —</td> <td>Addr.BIT 15BIT 14BIT 13BIT 12BIT 11BIT 10BIT 9BIT 90080NSTDISOVAERROVBERRCOVERRCOVBERROVATEOVBTECOVTE0082ALTIVTDISI0084ADIFU1TXIFU1RXIFSPI1FSPI1FSPI1F0086INT2IF0086008600860086</td> <td>Addr.         Bit 13         Bit 12         Bit 14         Bit 19         Bit 9         Bit 9         Bit 9         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVAERR         OVBERR         OVBTE         OVBTE         COVTE         SFTACERR           0084          ADIF         U1TXIF         U1RXIF         SPI1FI         SPI1EF              0086           ADIF         U1TXIF         U1RXIF         SPI1EF         SPI1EF              0086  </td> <td>Addr.         Bit 14         Bit 12         Bit 12         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         COVBET         COVTE         SFTACERR         DIVOERR           0084          DI   </td> <td>Addr.         Bit 10         Bit 13         Bit 12         Bit 10         Bit 10         Bit 70         Bit 70&lt;</td> <td>Addi         Bit13         Bit12         Bit10         Bit3         Bit3         Bit7         Sit7         Sit7         Bit7         Dit7         Alt         Alt<td>Adde         Bit N         <th< td=""><td>Addr.         Bit 7         <t< td=""><td>Addr.     Birls     Birls</td><td>Addr.     Bit N     Bit N</td></t<></td></th<></td></td>	Addr.Bit 15Bit 14Bit 13Bit 12Bit 110080NSTDISOVAERROVBERRCOVAERRCOVBERR0082ALTIVTDISI———0084——ADIFU1TXIFU1RXIF0086——INT2IF——0087M————0088—PWM1IF———0080MCP1IFADCP0IF———0081MCP1IFADCP0IF———0092——ADIEU1TXIEU1RXIE0094——ADIEU1TXIEU1RXIE0095——ADIEU1TXIEU1RXIE0096—————0097MCP1IEADIEU1TXIEU1RXIE0098—————0094—————0095—PWM1IE———0096—PWM1IE———0097MCP1IEADCPOIE———0040ADCP1IEADCPOIE———0041—————0042—————0043—————0044—————0045—————0046———	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE           0082         ALTIVT         DISI         —         —         —         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F           0086         —         —         MIT2IF         —         —         —         —           0086         —         —         —         —         —         —         —         —         —         —         …	Addr.         Bit 19         Bit 13         Bit 12         Bit 11         Bit 10         Bit 20           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         OVATE           0082         ALTIVT         DISI         —         —         —         —         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1IF         SPI1IF           0086         —         —         INT2IF         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         —         PWM1IF         —         —         —         —         —           0086         —         PWM1IF         —         —         —         —         —           0092         —         —         ADIE         U1TXIE         U1RXIE         SPI1IE         SPI1IE           0094         —         —         ADIE         U1TXIE         U1RXIE         SPI1IE         SPI1IE           0094         —         —         —         —         —         —	Addr.BIT 15BIT 14BIT 13BIT 12BIT 11BIT 10BIT 9BIT 90080NSTDISOVAERROVBERRCOVERRCOVBERROVATEOVBTECOVTE0082ALTIVTDISI0084ADIFU1TXIFU1RXIFSPI1FSPI1FSPI1F0086INT2IF0086008600860086	Addr.         Bit 13         Bit 12         Bit 14         Bit 19         Bit 9         Bit 9         Bit 9         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVAERR         OVBERR         OVBTE         OVBTE         COVTE         SFTACERR           0084          ADIF         U1TXIF         U1RXIF         SPI1FI         SPI1EF              0086           ADIF         U1TXIF         U1RXIF         SPI1EF         SPI1EF              0086	Addr.         Bit 14         Bit 12         Bit 12         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         COVBET         COVTE         SFTACERR         DIVOERR           0084          DI	Addr.         Bit 10         Bit 13         Bit 12         Bit 10         Bit 10         Bit 70         Bit 70<	Addi         Bit13         Bit12         Bit10         Bit3         Bit3         Bit7         Sit7         Sit7         Bit7         Dit7         Alt         Alt <td>Adde         Bit N         <th< td=""><td>Addr.         Bit 7         <t< td=""><td>Addr.     Birls     Birls</td><td>Addr.     Bit N     Bit N</td></t<></td></th<></td>	Adde         Bit N         Bit N <th< td=""><td>Addr.         Bit 7         <t< td=""><td>Addr.     Birls     Birls</td><td>Addr.     Bit N     Bit N</td></t<></td></th<>	Addr.         Bit 7         Bit 7 <t< td=""><td>Addr.     Birls     Birls</td><td>Addr.     Bit N     Bit N</td></t<>	Addr.     Birls     Birls	Addr.     Bit N     Bit N

#### TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS101A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-16: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_		—	—	—	—	_				Receive	Register				0000
I2C1TRN	0202	_		_	_	-	_	_	_				Transmit	Register				OOFF
I2C1BRG	0204	_		_	_	-	_	_				Baud Rate	e Generator	Register				0000
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_		_	_	-	_					Address I	Register					0000
I2C1MSK	020C	—	_		—	_	_					AMSK	<9:0>					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-17: UART1 REGISTER MAP FOR dsPiC33FJ06GS101A, dsPiC33FJ06GS102A, dsPiC33FJ06GS202A AND dsPiC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	-	_	_	_					UART	Transmit Re	egister				XXXX
U1RXREG	0226	_	_	-	_	_	_					UART	Receive Re	egister				0000
U1BRG	0228		-			•		B	aud Rate Ge	enerator Pre	escaler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-18:SPI1 REGISTER MAP FOR dsPIC33FJ06GS101A, dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL					_		SPIROV	_	_	_	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL		_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Tran	smit and Re	ceive Buffe	er Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# FIGURE 7-1: dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 INTERRUPT VECTOR TABLE

1	Depet como Instruction		
	Reset - GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector	_	
	Address Error Trap Vector	_	
	Stack Error Trap Vector		
	Math Error Trap Vector	_	
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~	_	
	~	_	
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) <sup>(1)</sup>
>	Interrupt Vector 53	0x00007E	,
brit	Interrupt Vector 54	0x000080	
L re	~	_	
er	~	-	
Drd	Interrupt Vector 116	0x0000FC	
Decreasing Natural Order Priority	Interrupt Vector 117	0x0000FC	
fr		0x000100	
Za	Reserved Reserved	0x000100	
bu	Reserved	0x000102	
asi	Oscillator Fail Trap Vector	_	
e c	Address Error Trap Vector		
De	Stack Error Trap Vector		
_	Math Error Trap Vector		
	Reserved	_	
	Reserved		
	Reserved	-	
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~	1	
	~	1	Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	0x00017C	,
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~	]	
	Interrupt Vector 116		
↓ J	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
Note de O	Table 7 4 families list of image		
Note 1: See	Table 7-1 for the list of impleme	ented interrupt v	ectors.

<b>REGISTER 7</b>	-9: IFS5:	INTERRUPT	FLAG STAT	US REGISTI	ER 5		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
PWM2IF <sup>(1)</sup>	PWM1IF			_			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_			_	_	_	_	JTAGIF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	hit	l I = l Inimplei	mented bit, read	l as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	PWM2IF: PV	VM2 Interrupt F	lag Status bit <sup>(*</sup>	1)			
		request has oc					
	0 = Interrupt	request has not	occurred				
bit 14	PWM1IF: PV	VM1 Interrupt F	ag Status bit				
	1 = Interrupt	request has occ	curred				
	0 = Interrupt	request has not	t occurred				
bit 13-1	Unimplemer	nted: Read as '	0'				
bit 0	JTAGIF: JTA	G Interrupt Flag	g Status bit				
		request has oc	-				
	•	request has not					

Note 1: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

<b>REGISTER 7</b>	-17: IEC6: I	INTERRUPT	ENABLE CO		GISTER 6		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ADCP1IE	ADCP0IE		—	_	—	—	_
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
AC2IE <sup>(1)</sup>			—	—		PWM4IE <sup>(2)</sup>	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn
bit 14	1 = Interrupt r 0 = Interrupt r ADCP0IE: AE 1 = Interrupt r	DC Pair 1 Conv request is enab request is not e DC Pair 0 Conv request is enab request is not e	led nabled ersion Done I led	·			
bit 13-8	Unimplemen	ted: Read as '	C				
bit 7	1 = Interrupt r	og Comparator request is enab request is not e	led .	able bit <sup>(1)</sup>			
bit 6-2	Unimplemen	ted: Read as '	)'				
bit 1	PWM4IE: PW	/M4 Interrupt E	nable bit <sup>(2)</sup>				
		request is enab request is not e					
bit 0	Unimplemen	ted: Read as '	כי				

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

2: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT5	R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT4	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	าดพท
bit 15-14	Unimpleme	nted: Read as '	0'				
	•			(ELTE) to the C		DDn Din hite	
bit 13-8	FLT5R<5:0>	>: Assian PWM I	-ault indut 5 i	гнэлю ше с	orresponding		
bit 13-8		Assign PWM I apput tied to Vss	-ault Input 5	(FL15) to the C	orresponding		
bit 13-8	111111 <b>= In</b>	put tied to Vss			orresponding		
bit 13-8	111111 = In 100011 = In	nput tied to Vss nput tied to RP35	5		orresponding		
bit 13-8	111111 = In 100011 = In 100010 = In	nput tied to Vss nput tied to RP35 nput tied to RP34	5		orresponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In •	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP33	5 4 3 2		presponding		
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • •	aput tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP36 anted: Read as f	5 4 3 2				
	111111 = In 100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 <b>nted:</b> Read as 'e	5 4 3 2				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss	5 4 3 2 0' =ault Input 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 <b>nted:</b> Read as ' >: Assign PWM F aput tied to Vss aput tied to RP35	5 4 3 2 0' =ault Input 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss	5 4 3 2 0' =ault Input 4 ( 5 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP36 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP35 aput tied to RP35	5 4 3 2 0' = ault Input 4 ( 5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 ( 5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In • • • 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In 100011 = In 100010 = In 100001 = In	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 ( 5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In • • • 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In 100011 = In 100010 = In 100001 = In	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 <b>nted:</b> Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 5 4 3				

# 17.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C™)" (DS70195) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit<sup>TM</sup> ( $I^2C^{TM}$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCL1 pin is the clock
- The SDA1 pin is data

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly

# 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The  $l^2C$  module can operate either as a slave or a master on an  $l^2C$  bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please see the Microchip web site (www.microchip.com) for the latest *"dsPIC33F/PIC24H Family Reference Manual"* sections.

## REGISTER 17-2: I2C1STAT: I2C1 STATUS REGISTER (CONTINUED)

bit 3	Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware is set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive is complete, I2C1RCV is full</li> <li>0 = Receive is not complete, I2C1RCV is empty</li> <li>Hardware is set when I2C1RCV is written with received byte. Hardware is clear when software reads</li> <li>I2C1RCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2C1TRN is full
	0 = Transmit is complete, I2C1TRN is empty

Hardware is set when software writes I2C1TRN. Hardware is clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—		—	—	AMSK	<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match not required in this position

0 = Disables masking for bit x; bit match required in this position

#### REGISTER 20-1: CMPCONx: COMPARATOR CONTROL x REGISTER (CONTINUED)

bit 5	EXTREF: Enable External Reference bit <sup>(1)</sup>
	<ul> <li>1 = External source provides reference to DAC (maximum DAC voltage determined by external voltage source)</li> </ul>
	<ul> <li>Internal reference sources provide reference to DAC (maximum DAC voltage determined by RANGE bit setting)</li> </ul>
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit <sup>(1)</sup>
	<ul> <li>1 = Hysteresis is applied to the falling edge of the comparator output</li> <li>0 = Hysteresis is applied to the rising edge of the comparator output</li> </ul>
bit 3	CMPSTAT: Current State of Comparator Output Including CMPPOL Selection bit <sup>(1)</sup>
bit 2	HGAIN: DAC Gain Enable bit <sup>(1)</sup>
	<ul> <li>1 = Reference DAC output to comparator is scaled at 1.8x</li> <li>0 = Reference DAC output to comparator is scaled at 1.0x</li> </ul>
bit 1	<b>CMPPOL:</b> Comparator Output Polarity Control bit <sup>(1)</sup>
	<ul><li>1 = Output is inverted</li><li>0 = Output is non-inverted</li></ul>
bit 0	<b>RANGE:</b> Selects DAC Output Voltage Range bit <sup>(1)</sup>
	1 = High Range: Max DAC Value = AVDD/2, 1.65V at 3.3V AVDD 0 = Low Range: Max DAC Value = INTREF <sup>(3)</sup>
Note 1:	This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

- 2: DACOUT can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DAC output by setting their respective DACOE bit.
- **3:** For the INTREF value, refer to the DAC Module Specifications (Table 25-42) in **Section 25.0 "Electrical Characteristics"**.


TABLE 22-3: 0	ISPIC33F CONFIGURATION BITS DESCRIPTION
Bit Field	Description
GCP	General Segment Code-Protect bit
	1 = User program memory is not code-protected
	0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit
	1 = User program memory is not write-protected
	0 = User program memory is write-protected
IESO	Two-Speed Oscillator Start-up Enable bit
	1 = Start up device with FRC, then automatically switch to the user-selected oscillator source
	when ready
	0 = Start up device with user-selected oscillator source
FNOSC<2:0>	Oscillator Selection bits
	111 = Fast RC Oscillator with divide-by-N (FRCDIVN)
	110 = Reserved; do not use
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use
	011 = Primary Oscillator with PLL module (MS + PLL, EC + PLL)
	010 = Primary Oscillator (MS, HS, EC)
	001 = Fast RC Oscillator with divide-by-N with PLL module
	(FRCDIVN + PLL)
	000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit
	1 = Allow only one reconfiguration
	0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in MS and HS modes)
	1 = OSC2 is the clock output
	0 = OSC2 is the general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits
	<ul><li>11 = Primary Oscillator is disabled</li><li>10 = HS Crystal Oscillator mode (10 MHz-32 MHz)</li></ul>
	01 = MS Crystal Oscillator mode (3 MHz-10 MHz)
	00 = EC (External Clock) mode (DC-32 MHz)
FWDTEN	Watchdog Timer Enable bit
	1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN
	bit in the RCON register will have no effect)
	0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing
	the SWDTEN bit in the RCON register)
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128
	0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 <b>= 1:16,384</b>
	•
	•
	•
	0001 = 1:2
	0000 = 1:1

# TABLE 22-3: dsPIC33F CONFIGURATION BITS DESCRIPTION

Base Instr #	Istr Assembly				# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT, Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB, Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
•	1001	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
-	2011	BSW.C	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BSW.2 BTG	f,#bit4	Bit Toggle f	1	1	None
-	210	BIG	Ws,#bit4	Bit Toggle Ws	1	1	None

# TABLE 23-2: INSTRUCTION SET OVERVIEW





### TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
				-40°C $\leq$ TA $\leq$ +125°C for Extended						
Param.	Symbol	Characteristic	eristic Min. Typ. <sup>(1)</sup> Max. Units Con							
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC			
		Oscillator Crystal Frequency	3.0 10		10 32	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns				
OS25	TCY	Instruction Cycle Time <sup>(2)</sup>	25	_	DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc		0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—		20	ns	EC			
OS40	TckR	CLKO Rise Time <sup>(3)</sup>		5.2		ns				
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	_	5.2		ns				
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

<sup>2:</sup> Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8		8	MHz	ECPLL, XTPLL modes
OS51	Fsys	On-Chip VCO System Frequency	100	—	200	MHz	
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	mS	
OS53	DCLK	CLKO Stability (Jitter) <sup>(2)</sup>	-3	0.5	3	%	Measured over 100 ms period

# TABLE 25-17:PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 3%, SPI bit rate clock (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left[\frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}}\right] = \left[\frac{3\%}{\sqrt{16}}\right] = \left[\frac{3\%}{4}\right] = 0.75\%$$

#### TABLE 25-18: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			(unless	rd Operat otherwis ng temper	<b>e stated)</b> ature -4	0°C ≤ TA	3.0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param.	Symbol	Characteristic	Min. Typ. <sup>(1)</sup> Max. Units Conditions				
OS56	Fhpout	On-Chip 16x PLL CCO Frequency	112	118	120	MHz	
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency	7.0	7.37	7.5	MHz	
OS58	Tsu	Frequency Generator Lock Time	—	—	10	μs	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

# 27.0 PACKAGING INFORMATION

### 27.1 Package Marking Information

#### 18-Lead PDIP




#### 18-Lead SOIC (.300")




#### 20-Lead SSOP



#### Example



#### Example




### Example



Legend	: XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	<b>e</b> 3	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))
		can be found on the outer packaging for this package.
Note:		Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.

## 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-051C Sheet 1 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65 3.70 4.70		
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23 0.30 0.35		
Terminal Length	L	0.30 0.40 0.50		
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

NOTES:

Output Compare (OC1)	290
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	287
SPIx Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	296
SPIx Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	295
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	293
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	294
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	303
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	301
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	297
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	
System Reset	
Timer1, Timer2 External Clock	288
Timing Specifications	
10-Bit High-Speed ADC	
10-Bit High-Speed ADC Requirements	
Auxiliary PLL Clock	284
Capacitive Loading Requirements on	
Output Pins	
Constant Current Source	
DAC	
DAC Gain Stage to Comparator	
External Clock Requirements	
High-Speed ADC Comparator	
High-Speed PWM Requirements	292
I/O Requirements	
I2C1 Bus Data Requirements (Master Mode)	306
I2C1 Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	
PLL Clock	284

Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out
Reset Requirements
Simple OC/PWM Mode Requirements
SPIx Master Mode (Full-Duplex, CKE = 0,
CKP = x, SMP = 1) Requirements
SPIx Master Mode (Full-Duplex, CKE = 1,
CKP = x, SMP = 1) Requirements
SPIx Master Mode (Half-Duplex, Transmit Only)
Requirements
SPIx Maximum Data Clock Rate Summary 293
SPIx Slave Mode (Full-Duplex, CKE = 0,
CKP = 0, SMP = 0) Requirements
SPIx Slave Mode (Full-Duplex, CKE = 0,
CKP = 1, SMP = 0) Requirements
SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 0, SMP = 0) Requirements
SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 1, SMP = 0) Requirements 300
Timer1 External Clock Requirements 288
Timer2 External Clock Requirements

# U

219
220
220
86
256
251, 257
85
346
11