



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

ХF


Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-e-sp

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong











3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF)

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed-sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented)
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: This is a catastrophic overflow in which the sign of the accumulator is destroyed
- Overflow into guard bits, 32 through 39: This is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB: ACCB saturated (bit 31 overflow and saturation)

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- · OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, included in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.


All Effective Addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

Flash Memory Control Registers 5.5

bit 15 Invariant	R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 Image: Image	WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾	_	—	_	_	_
	bit 15		· · ·				·	bit 8
- ERASE ⁽¹⁾ - NVMOP<3:0:: 1.2 bit 7	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 7 Legend: SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the b cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations o = Inhibits Flash program/erase operations o = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation sepecified by NVMOP<3:0> on the next WR command bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = No operation 0010 = Memory page erase operation 0011 = No oper	_		_	_		NVMOP	<3:0> ^(1,2)	-
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bic cleared by hardware once operation is complete. This bit can only be set (not cleared) in software one operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation selectified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Erase general segment 0011 = Memory page erase operation 0011 = No operation 0011 = Reserved If ERASE = 0: 11111 = No operation	bit 7							bit
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bic cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Depration 1101 = Erase general segment 0101 = No operation 1101 = No operation	Legend:		SO = Settab	le Only bit				
bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the b cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as 'o' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) <u>If ERASE = 1:</u> 1111 = No operation 1001 = Erase general segment 0010 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1001 = No operation	R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, read	l as '0'	
1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bicleared by hardware once operation is complete. This bit can only be set (not cleared) in software or erase operation is complete and inactive 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified hy NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 011 = No operation 1101 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 1111 = No operation 1101 = No operation	-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	iown
cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved 1111 = No operation 1011	bit 15				r orono oporati	on The operation	an is colf timed	and the bit i
bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved 0000 = Reserved 1111 = No operation 1011 = No operation 1011 = No operation 1011 = No operation 1011 = No operation 0010 = Memory word program operation 0011 = Memory word program operation 0010 = No operation 0011 = No operation 0010 = No operati		cleared by	hardware onc	eoperation	is complete. Th	is bit can only be		
1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0000 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = No operation 1011 = No operation 10011 = No operation 1001 = No operation 0011 = No operation 1011 = No operation 1011 = No operation 1001 = No operation 0011 = Ne operation 0011 = Ne operatio	bit 14	•		· · · · · · · · · · · · · · · · · · ·				
1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0101 = No operation 0011 = Nemory word program operation 011 = No operation 0011 = Nemory word program operation 0011 = Nemory word program operation 0011 = Nemory word program operation 0010 = No operation 0010 = No operation								
1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = Reserved 0010 = Memory page erase operation 0011 = Reserved 1111 = No operation 1101 = No operation 0010 = Reserved If ERASE = 0: 11111 = No operation 1101 = No operation 0011 = Reserved 0000 = Reserved 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 0011 = Nemory word program operation 0011 = Memory word program operation 0011 = No operation 011 = No operation 0110 = No operation 011 = No operation	bit 13	WRERR: Write	Sequence Er	ror Flag bit ⁽	1)			
bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 101 = No operation 101 = No operation 0011 = Memory word program operation 0010 = No operation		1 = An improp automatica	per program of ally on any set	or erase se attempt of t	equence attem he WR bit)		on has occurre	ed (bit is se
bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = Erase general segment 0011 = Kno operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0010 = Memory page erase operation 0011 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 1001 = No operation 0010 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0111 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation	hit 10 7				ipieted normali	у		
1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0101 = No operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = No operation		-						
 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 	DILO		•			<3:0> on the new	vt WP comman	d
bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation								
bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = No operation	bit 5-4				,			
If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0011 = Memory word program operation 0010 = No operation	bit 3-0	-			ts ^(1,2)			
<pre>1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation</pre>								
0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = No operation		•						
0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				ent				
0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				oneration				
If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				peration				
<pre>1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation</pre>		0000 = Reserv	red					
1101 = No operation 0011 = Memory word program operation 0010 = No operation			vration					
0011 = Memory word program operation 0010 = No operation								
				m operation	I			
0001 = Reserved		0010 = No ope	ration					
0000 = Reserved								
		-						
Note 1: These bits can only be reset on a Power-on Reset (POR).								

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.



Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.65V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable Power-up Time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Mon- itor delay	900 μs maximum

TABLE 6-2: OSCILLATOR PARAMETERS

Note:	When the device exits the Reset con- dition (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges; otherwise,
	the device may not function correctly.
	The user application must ensure that
	the delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all
	operating parameters within the
	specification.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	U1RXIP<2:0> ⁽¹⁾ -					SPI1IP<2:0>(1)	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		SPI1EIP<2:0>(1))	—		—	_
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplem	ented: Read as 'o)'				
bit 14-12	U1RXIP<2:	0>: UART1 Rece	iver Interrupt	Priority bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
		rupt source is disa	abled				
bit 11	Unimplem	ented: Read as 'o)'				
bit 10-8	SPI1IP<2:0	>: SPI1 Event Int	errupt Priorit	y bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
		rupt source is disa	abled				
bit 7	Unimplem	ented: Read as 'o)'				
bit 6-4	SPI1EIP<2	:0>: SPI1 Error In	terrupt Priori	ty bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is Priority 1 rupt source is disa	abled				
		•					

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

REGISTER 8	-5: ACLK	CON: AUXILI	ARY CLOCI		ONTROL RE		
R/W-0	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1
ENAPLL	APLLCK	SELACLK		—	AF	PSTSCLR<2:0>	(2)
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	FRCSEL		—	—			—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	hit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	ENAPLL: Aux	xiliary PLL Enal	ble bit				
	1 = APLL is e	nabled					
	0 = APLL is d	lisabled					
bit 14	APLLCK: AP	LL Locked Stat	us bit (read-o	nly)			
		that auxiliary P that auxiliary P		ck			
bit 13 SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider bit							
		oscillators provi PLL (Fvco) prov					
bit 12-11	-	ted: Read as '					
bit 10-8	-	2:0>: Auxiliary		Divider bits ⁽²⁾			
	111 = Divideo 110 = Divideo 101 = Divideo 100 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 001 = Divideo	d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64					
bit 7	ASRCSEL: S	elect Reference	e Clock Sourc	e for Auxiliary	Clock bit		
	•	scillator is the o					
bit 6	FRCSEL: Sel	lect Reference	Clock Source	for Auxiliary P	LL bit		
	1 = Selects F	RC clock for au k source is dete	ixiliary PLL	-			
	Unimplemen				B		

(1) _


2: The auxiliary clock postscaler must be configured to divide-by-1 (APSTSCLR<2:0> = 111) for proper operation of the PWM module.

REGISTER	9-5: PMD6	: PERIPHER	AL MODULE	E DISABLE C	ONTROL RE	GISTER 6	
U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
_	_	—		PWM4MD ⁽¹⁾	—	PWM2MD ⁽²⁾	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
				<u> </u>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-12	Unimplomon	ted: Read as '	۰,				
bit 11	•	NM Generator		able bit(1)			
	1 = PWM Ger	nerator 4 modu nerator 4 modu	le is disabled				
bit 10	Unimplement	ted: Read as ')'				
bit 9	PWM2MD: PV	WM Generator	2 Module Disa	able bit ⁽²⁾			
	±	nerator 2 modu nerator 2 modu					
bit 8	PWM1MD: PV	WM Generator	1 Module Disa	able bit			
		nerator 1 modu nerator 1 modu					
bit 7-0	Unimplement	ted: Read as ')'				

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



11.1 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL					—				
bit 15						1	bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
—	TGATE	TCKP	S<1:0>		TSYNC	TCS					
bit 7							bit				
Legend:	- 1-14		L 14			l (0'					
R = Readabl		W = Writable		-	mented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
		0.1.1									
bit 15	TON: Timer1										
	1 = Starts 16 0 = Stops 16										
bit 14	-	nted: Read as '	∩'								
bit 13	-	in Idle Mode bi									
	1 = Discontinues module operation when device enters Idle mode										
		s module opera									
bit 12-7	Unimplemer	nted: Read as '	0'								
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit										
	<u>When TCS =</u> This bit is ign										
	When TCS =										
		ne accumulatio									
		ne accumulatio									
bit 5-4		Timer1 Input	Clock Presca	ale Select bits							
	11 = 1:256 10 = 1:64										
	01 = 1.8										
	00 = 1:1										
bit 3	Unimplemer	nted: Read as '	0'								
bit 2	TSYNC: Time	er1 External Cl	ock Input Syr	hchronization S	elect bit						
	When TCS = 1:										
	 1 = Synchronizes external clock input 0 = Does not synchronize external clock input 										
	When TCS =	-		input							
	This bit is ign										
bit 1	•	Clock Source	Select bit								
				risina edae)							
	1 = External clock from T1CK pin (on the rising edge)										
	0 = Internal c		P (* * *	5 - 5 - 7							

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_		DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
pit 15							bit			
DAMA	DAMO	DAMA	DAMA	DAALO	DAMA	DAMA	D 444 0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0> ⁽²	-)	PPRE<	:1:0> (2)			
pit 7							bit			
_egend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
n = Value at l	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	iown			
oit 15-13	Unimplemen	ted: Read as '	0'							
oit 12	DISSCK: Dis	able SCKx Pin	bit (SPI Maste	er modes only)						
	1 = Internal S	SPI clock is disa	abled; pin func	tions as I/O						
	0 = Internal S	SPI clock is ena	bled							
pit 11		able SDOx Pin								
		,	· · ·	unctions as I/O)					
	•	is controlled b	•							
bit 10	MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits)									
		ication is word-								
oit 9		ata Input Sam								
	Master mode									
		<u>.</u> a is sampled at	end of data o	utput time						
		a is sampled at								
	Slave mode:									
				n Slave mode.						
oit 8		lock Edge Sele		, ,,			1.11.02			
					clock state to Idl					
oit 7										
	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾ 1 = SSx pin is used for Slave mode									
	·			controlled by po	ort function					
oit 6		Polarity Select		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
		•		/e state is a lov	v level					
	0 = Idle state	for clock is a lo	ow level; active	e state is a higł	n level					
oit 5	MSTEN: Mas	ster Mode Enat	ole bit							
	1 = Master m	ode								
	0 = Slave mo									

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

- bit to '0' for the Framed SPI modes (FRMEN = SPI modes. Pr JYI ⊥).
 - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when $V_{DD} \ge 3.0 V^{(3)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when VDD < 3.0V ⁽³⁾	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum current sourced/sunk by any 4x I/O pin	
Maximum current sourced/sunk by any 16x I/O pin	45 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - 3: See the "Pin Diagrams" section for 5V tolerant pins.

DC CHA	RACTER	ISTICS	Standard (unless Operatin	otherwi	se state	nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10 Vol		Output Low Voltage I/O Pins: 4x Sink Driver Pins – RA0-RA2, RB0-RB2, RB5-RB10, RB15		_	0.4	V	$IOL \le 6 \text{ mA}, \text{VDD} = 3.3 \text{V}^{(1)}$	
		Output Low Voltage I/O Pins: 16x Sink Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	_	_	0.4	V	IOL ≤ 18 mA, VDD = 3.3V ⁽¹⁾	
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins – RA0-RA2, RB0-RB2, RB5-RB10, RB15	2.4	_	_	V	IOH ≥ -6 mA, VDD = 3.3V ⁽¹⁾	
		Output High Voltage I/O Pins: 16x Source Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	2.4	_	_	V	IOH ≥ -18 mA, VDD = 3.3V ⁽¹⁾	
DO20A	Voн1	Output High Voltage	1.5	—	—	V	$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$	
		4x Source Driver Pins – RA0-RA2,	2.0	_			$IOH \ge -11 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$	
		RB0-RB2, RB5-RB10, RB15	3.0	_			$IOH \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$	
		Output High Voltage I/O Pins: 16x Source Driver Pins – RA3,	1.5			V	IOH \geq -30 mA, VDD = 3.3V ⁽¹⁾	
			2.0		_		$IOH \ge -25 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$	
		RA4, RB3, RB4, RB11-RB14	3.0	—	—		$IOH \ge -8 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$	

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: These parameters are characterized, but not tested.

TABLE 25-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating temport	ise state	ed) -40°C ⊴	≤ TA ≤ +8	5°C for Ir	
Param.	Symbol	Characteristic		Min. ⁽¹⁾	Тур.	Max.	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low BOR Event is Tied to VDD Core Voltage Decrease		2.55		2.96	V	(See Note 2)

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: The device will operate as normal until the VDDMIN threshold is reached.

3: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 25-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120			ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width	X			0.60	
Contact Pad Length	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

Revision C (August 2012)

This revision includes minor typographical updates and content corrections. Major changes include new figures in Section 26.0 "DC and AC Device Characteristics Graphs", updated values in Table 25-39 in Section 25.0 "Electrical Characteristics" and updated package drawings in Section 27.0 "Packaging Information".

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support