



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-24: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33FJ06GS001

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	—	—			INT1R<5	5:0>			—	—	—	—	—	—	_	—	3F00
RPINR1	0682	_	—	_	—	_		—	_	—	_			INT2R	<5:0>			003F
RPINR2	0684	_	—			T1CKR<	5:0>			—	_	_	_	—	_	_	_	3F00
RPINR3	0686	_	_		—	—		—	_	_				T2CKR	<5:0>			003F
RPINR29	06BA	_	_			FLT1R<5	5:0>	•		_		_	_	_	_	_		3F00
RPINR30	06BC	_	_			FLT3R<5	5:0>			_				FLT2R	<5:0>			3F3F
RPINR31	06BE	_	_			FLT5R<5	5:0>			_				FLT4R	<5:0>			3F3F
RPINR32	06C0	_	_			FLT7R<5	5:0>			_				FLT6R	<5:0>			3F3F
RPINR33	06C2	_	_			SYNCI1R	<5:0>			_	_			FLT8R	<5:0>			3F3F
RPINR34	06C4	_	_	_	—	—	_	—	_	_				SYNCI2	R<5:0>			003F

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33FJ06GS101A AND dsPIC33FJ06GS102A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	—	—			INT1R<5	5:0>			—	—	_	—	—	—	-	—	3F00
RPINR1	0682	—	—	_	_	_		—	—	_	_			INT2R	<5:0>			003F
RPINR2	0684	_	_			T1CKR<	5:0>			_	_		_	_	_	_	_	3F00
RPINR3	0686	_	_	_	_	_		—	_	_	_			T2CKR	<5:0>		•	003F
RPINR11	0696	_	_	-	_	_		_	_	_	_			OCFAF	<5:0>			003F
RPINR18	06A4	_	_		•	U1CTSR<	<5:0>	•	•		_			U1RXF	<5:0>			3F3F
RPINR20	06A8	_	_			SCK1R<	5:0>				_			SDI1R	<5:0>			3F3F
RPINR21	06AA	_	_	_	_	_		—	_	_	_			SS1R·	<5:0>			003F
RPINR29	06BA	_	_		•	FLT1R<	5:0>	•	•	_	_	_		_	_	_		3F00
RPINR30	06BC	—	—			FLT3R<	5:0>			_	_			FLT2R	<5:0>			3F3F
RPINR31	06BE	_	_			FLT5R<	5:0>			_	_			FLT4R	<5:0>			3F3F
RPINR32	06C0	_	_			FLT7R<	5:0>			_	_			FLT6R	<5:0>			3F3F
RPINR33	06C2	_	_			SYNCI1R	<5:0>				_			FLT8R	<5:0>			3F3F
RPINR34	06C4	_	_	_	_	_		—	—	_	_			SYNCI2	R<5:0>			003F
Legend:	x = unkn	own value	on Reset	, — = unimpl	emented, re	ad as '0'. Re	eset values	are show	n in hexad	ecimal.	•							*

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

Flash Memory Control Registers 5.5

bit 15 Invariant	R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 Image: Image	WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾	_	—	_	—	_
	bit 15		· · ·					bit 8
- ERASE ⁽¹⁾ - NVMOP<3:0:: 1.2 bit 7	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 7 Legend: SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the b cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations o = Inhibits Flash program/erase operations o = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation sepecified by NVMOP<3:0> on the next WR command bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = No operation 0010 = Memory page erase operation 0011 = No oper	_		_	_		NVMOP	<3:0> ^(1,2)	-
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bic cleared by hardware once operation is complete. This bit can only be set (not cleared) in software one operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation selectified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Erase general segment 0011 = Memory page erase operation 0011 = No operation 0011 = No operation 1011 = No operation 1011 = No operatio	bit 7							bit
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bic cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Depration 1101 = Erase general segment 0101 = No operation 1101 = No operation	Legend:		SO = Settab	le Only bit				
bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the b cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as 'o' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) <u>If ERASE = 1:</u> 1111 = No operation 1001 = Erase general segment 0010 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1001 = No operation	R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, read	l as '0'	
1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bicleared by hardware once operation is complete. This bit can only be set (not cleared) in software or erase operation is complete and inactive 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation specified hy NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 011 = No operation 1101 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 1111 = No operation 1101 = No operation	-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	iown
cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved 1111 = No operation 1011	bit 15				r orono oporati	on The operation	an is colf timed	and the bit i
bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved 0000 = Reserved 1111 = No operation 1011 = No operation 1011 = No operation 1011 = No operation 1011 = No operation 0010 = Memory word program operation 0011 = Memory word program operation 0010 = No operation 0011 = No operation 0010 = No operati		cleared by	hardware onc	eoperation	is complete. Th	is bit can only be		
1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0000 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = No operation 1011 = No operation 10011 = No operation 1001 = No operation 0011 = No operation 1011 = No operation 1011 = No operation 1001 = No operation 0011 = Ne operation 0011 = Ne operatio	bit 14	•		· · · · · · · · · · · · · · · · · · ·				
1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0101 = No operation 0011 = Nemory word program operation 011 = No operation 0011 = Nemory word program operation 0011 = Nemory word program operation 0011 = Nemory word program operation 0010 = No operation 0010 = No operation								
1 = An improper program or erase sequence attempt or termination has occurred (bit is automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = Reserved 0010 = Memory page erase operation 0011 = Reserved 1111 = No operation 1101 = No operation 0010 = Reserved If ERASE = 0: 11111 = No operation 1101 = No operation 0011 = Reserved 0000 = Reserved 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 1101 = No operation 0011 = Nemory word program operation 0011 = Memory word program operation 0011 = No operation 011 = No operation 0110 = No operation 011 = No operation	bit 13	WRERR: Write	Sequence Er	ror Flag bit ⁽	1)			
bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 101 = No operation 101 = No operation 0011 = Memory word program operation 0010 = No operation		1 = An improp automatica	per program of ally on any set	or erase se attempt of t	equence attem he WR bit)		on has occurre	ed (bit is se
bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = Erase general segment 0011 = Kno operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0010 = Memory page erase operation 0011 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 1001 = No operation 0010 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0111 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = No operation	hit 10 7				ipieted normali	у		
1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1011 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0101 = No operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = No operation		-						
 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 	DILO		•			<3:0> on the new	vt WP comman	d
bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation								
bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = No operation	bit 5-4				,			
If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0011 = Memory word program operation 0010 = No operation	bit 3-0	-			ts ^(1,2)			
<pre>1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation</pre>								
0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = No operation		•						
0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				ent				
0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				oneration				
If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation				peration				
<pre>1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation</pre>		0000 = Reserv	red					
1101 = No operation 0011 = Memory word program operation 0010 = No operation			vration					
0011 = Memory word program operation 0010 = No operation								
				m operation	I			
0001 = Reserved		0010 = No ope	ration					
0000 = Reserved								
		-						
Note 1: These bits can only be reset on a Power-on Reset (POR).								

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

6.5 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 25.0 "Electrical Characteristics"** for minimum pulse width specifications. The external Reset (MCLR) pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of the system is reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will still remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (SWR) flag (instruction) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog Timer time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out (WDTO) flag in the Reset Control (RCON<4>) register is set to indicate the Watchdog Timer Reset. Refer to **Section 22.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower priority hard trap occurs, while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of Priority Level 13 through Level 15, inclusive. The address error (Level 13) and oscillator error (Level 14) traps fall into this category.

The Trap Reset (TRAPR) flag in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

6.9 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The illegal opcode or Uninitialized W Access Reset (IOPUWR) flag in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.9.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.9.2 UNINITIALIZED W REGISTER RESET

Any attempt to use the uninitialized W register as an Address Pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

REGISTER	7-5: IFS0: I	INTERRUPT	FLAG STAT	US REGIST	ER 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	—	ADIF	U1TXIF ⁽¹⁾	U1RXIF ⁽¹⁾	SPI1IF ⁽¹⁾	SPI1EIF ⁽¹⁾	
oit 15							bit
	11.0	11.0	11.0				
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0 OC1IF ⁽¹⁾	R/W-0	R/W-0
T2IF bit 7	—	_		T1IF	UC IIF."	ICTIF ⁽⁻⁾	INT0IF bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-14	Unimplemen	ted: Read as	0'				
bit 13	-			nterrupt Flag S	Status bit		
	1 = Interrupt i	request has oc request has no	curred				
bit 12		RT1 Transmitte		g Status bit ⁽¹⁾			
		request has oc		,			
		request has no					
oit 11	U1RXIF: UAF	RT1 Receiver I	nterrupt Flag S	Status bit ⁽¹⁾			
		request has oc request has no					
bit 10	SPI1IF: SPI1	Event Interrup	ot Flag Status b	oit ⁽¹⁾			
		request has oc request has no					
bit 9	SPI1EIF: SPI	1 Error Interru	pt Flag Status	bit ⁽¹⁾			
		request has oc request has no					
bit 8	Unimplemen	ted: Read as	0'				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
		request has oc request has no					
bit 6-4	Unimplemen	ted: Read as	0'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	•	request has oc request has no					
bit 2	-	-		upt Flag Status	s bit ⁽¹⁾		
	1 = Interrupt	request has oc request has no	curred	apt hag oldide			
bit 1	-	-		-lag Status bit ⁽	2)		
		request has oc request has no					
bit 0	-	rnal Interrupt 0		t			
	1 = Interrupt ı	request has oc request has no	curred				
Note 1: Th	nis bit is not impl	emented in the	ASPIC33F IOF	GS001 device	4		
	no bit io not impl				·•		

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>(1)				SPI1IP<2:0>(1)	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		SPI1EIP<2:0>(1))	—		—	_
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplem	ented: Read as 'o)'				
bit 14-12	U1RXIP<2:	0>: UART1 Rece	iver Interrupt	Priority bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
		rupt source is disa	abled				
bit 11	Unimplem	ented: Read as 'o)'				
bit 10-8	SPI1IP<2:0	>: SPI1 Event Int	errupt Priorit	y bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
		rupt source is disa	abled				
bit 7	Unimplem	ented: Read as 'o)'				
bit 6-4	SPI1EIP<2	:0>: SPI1 Error In	terrupt Priori	ty bits ⁽¹⁾			
	111 = Inter	rupt is Priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is Priority 1 rupt source is disa	abled				
		•					

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

REGISTER	R 7-26: IPC14:	INTERRUPT			REGISTER 14		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—			—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PSEMIP<2:0>		—	_		—
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	PSEMIP<2:0	-: PWM Specia	al Event Match	n Interrupt Prio	rity bits		
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	•						

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

REGISTER 7-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0> ⁽¹⁾		—	—	—	—
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits ⁽¹⁾
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

REGISTER 7-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—		ILI	R<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—				VECNUM<6:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpleme	nted bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkn	own
bit 15-12	Unimpleme	nted: Read as '0'					
bit 11-8	ILR<3:0>: ℕ	lew CPU Interrupt	t Priority Lev	/el bits			
	1111 = CPL	J Interrupt Priority	Level is 15				
	•						
	•						
	• 0001 = CPI	J Interrupt Priority	l evel is 1				
		J Interrupt Priority					
bit 7	Unimpleme	nted: Read as '0'					
bit 6-0	-	:0>: Vector Numb		ng Interrupt bits			
		Interrupt vector pe		•			
	•	··· · · · · · · · · · ·	J				
	•						
	•	Interruption	anding in Ne	mbor 0			
		Interrupt vector pe Interrupt vector pe	•				
	- 0000000 -						

10.6 Peripheral Pin Select (PPS)

Peripheral Pin Select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.6.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn", in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


10.6.2.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-15). Each register contains sets of 6-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

Figure 10-2 illustrates the remappable pin selection for the U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for input, the corresponding bit in the TRISx register must also be configured for input (i.e., set to '1').

FIGURE 10-2: REMAPPABLE MUX INPUT FOR U1RX



U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT5	R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT4	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	าดพท
bit 15-14	Unimpleme	nted: Read as '	0'				
	•			(ELTE) to the C		DDn Din hite	
bit 13-8	FLT5R<5:0>	>: Assian PWM I	-ault indut 5 i	гнэлю ше с	orresponding		
bit 13-8		Assign PWM I apput tied to Vss	-ault Input 5	(FL15) to the C	orresponding		
bit 13-8	111111 = In	put tied to Vss			orresponding		
bit 13-8	111111 = In 100011 = In	nput tied to Vss nput tied to RP35	5		orresponding		
bit 13-8	111111 = In 100011 = In 100010 = In	nput tied to Vss nput tied to RP35 nput tied to RP34	5		orresponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
bit 13-8	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3		presponding		
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In •	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP33	5 4 3 2		presponding		
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • •	aput tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP36 anted: Read as f	5 4 3 2				
	111111 = In 100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 nted: Read as 'n >: Assign PWM F	5 4 3 2				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 nted: Read as 'n >: Assign PWM F aput tied to Vss	5 4 3 2 0' =ault Input 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 nted: Read as ' . Assign PWM F aput tied to Vss aput tied to RP35	5 4 3 2 0' =ault Input 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP0 nted: Read as 'n >: Assign PWM F aput tied to Vss	5 4 3 2 0' =ault Input 4 (5 4				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP35 aput tied to RP35 aput tied to RP35 aput tied to RP35 but tied to RP36 nted: Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP35 aput tied to RP35	5 4 3 2 0' = ault Input 4 (5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 nted: Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 (5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In • • • 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In 100011 = In 100010 = In 100001 = In	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 nted: Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 (5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100000 = In • • • 00000 = Inp Unimpleme FLT4R<5:0> 111111 = In 100011 = In 100010 = In 100001 = In	put tied to Vss aput tied to RP33 aput tied to RP33 aput tied to RP33 aput tied to RP33 but tied to RP34 nted: Read as 'n >: Assign PWM F aput tied to Vss aput tied to RP34 aput tied to RP34	5 4 3 2 0' = ault Input 4 (5 4 3				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD	<1:0> ⁽¹⁾	OVRENH	OVRENL
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
)AT<1:0>		-<1:0> ⁽²⁾	-	-<1:0> ⁽²⁾	SWAP	OSYNC
bit 7	/// · · · · ·	1 LI D/ (I	1.0	020/11	1.0	0111	bit
Legend:							
R = Readable		W = Writable		-	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15	PENH: PWM	IxH Output Pin	Ownership bit	:			
		dule controls F					
	0 = GPIO mo	odule controls F	WMxH pin				
bit 14		xL Output Pin (-				
		dule controls F					
L:1 1 0		odule controls F	•				
bit 13		IxH Output Pin pin is active-lov	•				
		pin is active-low					
bit 12		xL Output Pin F					
	1 = PWMxL	pin is active-low	V				
bit 11-10	-	: PWMx I/O Pir					
	11 = PWM I/	O pin pair is in	the True Indep	pendent Output	mode		
		O pin pair is in					
		O pin pair is in O pin pair is in			aada		
bit 9		verride Enable	•		loue		
DIL 9		<pre>verifice Enable </pre>					
		nerator provide			1		
bit 8	OVRENL: O	verride Enable	for PWMxL Pi	n bit			
	1 = OVRDAT	<0> provides d	lata for output	on PWMxL pin	l		
	0 = PWM ge	nerator provide	s data for PW	MxL pin			
bit 7-6	OVRDAT<1:	0>: Data for PV	VMxH and PW	/MxL Pins if Ov	verride is Enab	led bits	
		= 1 then OVR	•				
		= 1 then OVR	•				
bit 5-4		>: State for PW			I MOD IS Enab	ied bits	
		CLCONx<15>) ive, then FLTD			P\//MxH		
		ive, then FLTD					
		CLCONx<15>)	•				
	If current-lim	it is active, then	FLTDAT<1>	provides the sta	ate for PWMxI	Η.	
	If Fault is act	ive then FLTD.	AT<0> nrovide	es the state for	PWMxI		

REGISTER 15-14: IOCONX: PWMx I/O CONTROL REGISTER

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

18.1 UART Helpful Tips

- In multinode, direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (U1MODE<4>), which defines the Idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin, depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the UxRX pin of the UART module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized. This results in the first character being invalid; this is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the Microchip web site (www.microchip.com).

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related "dsPIC33F/PIC24H Family Reference Manual" Sections
- Development Tools

REGISTER	19-5: ADCP	CU: ADC CO	NVERT PA	IR CONTROL	REGISTER ()			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN1	PEND1	SWTRG1			TRGSRC1<4:0)>			
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:0)>			
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 15				sted conversion	of channels Al	N3 and AN2 is o	completed		
bit 14		ding Conversio	on Status 1 bi	t					
	1 = Conversi	-		2 is pending; se	et when selecte	d trigger is asse	erted		
bit 13		oftware Trigger	1 bit						
	1 = Starts co This bit is au	onversion of AN	I3 and AN2 (i ared by hardv	f selected by the vare when the F					
hit 10 0				ation hita					
bit 12-8	Selects trigge	4:0>: Trigger 1 er source for co ner2 period mat	onversion of a	analog channels	AN3 and AN2.				
	•	·							
	•								
	• 11011 = Res 11010 = PW	served /M Generator 4	current-limit	ADC trigger					
	11001 = Res	served							
		/M Generator 2 /M Generator 1 served							
	•								
	•								
		M Generator 4	secondary tr	igger is selecte	d				
	10000 = Res 01111 = PW		secondarv tr	igger is selecte	d				
	01111 = PWM Generator 2 secondary trigger is selected 01110 = PWM Generator 1 secondary trigger is selected								
	01101 = Res 01100 = Tim	served ner1 period mat	ch						
	•								
	00110 = Res 00101 = PW 00100 = PW 00011 = PW	M Generator 4	primary trigg primary trigg nt Trigger is s	er is selected er is selected selected					
	00001 = Ind i	ividual software conversion is e	trigger is se						

REGISTER 19-5: ADCPC0: ADC CONVERT PAIR CONTROL REGISTER 0

Note 1: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.1 DC Characteristics

	Voo Banga	Tomp Bongo	Maximum MIPS	
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302	
	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	40	
—	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	40	

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.


TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/0		W	
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W


TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 18-Pin SOIC	θJA	57		°C/W	1
Package Thermal Resistance, 18-pin PDIP	θJA	66	-	°C/W	1
Package Thermal Resistance, 20-pin SSOP	θJA	64	—	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θJA	34		°C/W	1
Package Thermal Resistance, 28-pin SSOP	θJA	71	-	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	47	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	45	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA	θJA	29	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.







AC CHARACTERISTICS ⁽²⁾			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Dyr	namic Per	formance			
AD30	THD	Total Harmonic Distortion	_	-73	_	dB	
AD31	SINAD	Signal to Noise and Distortion	—	58	_	dB	
AD32	SFDR	Spurious Free Dynamic Range	—	-73	_	dB	
AD33	Fnyq	Input Signal Bandwidth	—		1	MHz	
AD34	ENOB	Effective Number of Bits		9.4		bits	

TABLE 25-39: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS (CONTINUED)

Note 1: The Analog-to-Digital conversion result never decreases with an increase in input voltage and has no missing codes.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function, but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.


3: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 25-40: 10-BIT HIGH-SPEED ADC MODULE TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50b	Tad	ADC Clock Period	35.8	—	_	ns		
		Con	version F	late				
AD55b	tCONV	Conversion Time	—	14 Tad	—	—		
AD56b	FCNV	Throughput Rate						
		Devices with Single SAR	_	—	2.0	Msps		
	Timing Parameters							
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On	1.0	—	10	μS		


Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-23: ANALOG-TO-DIGITAL CONVERSION TIMING PER INPUT



20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensi	ion Limits	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

NOTE 1 NOTE 1 1 2 3 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 2 A 1 A 1 A 2 A 1 A 2 A 1 A 2 A 1 A 2A 2

28-Lead Skinn	y Plastic Dual	In-Line (SP) – 300 mil Bod	y [SPDIP]
---------------	----------------	-------------	-----------------	-----------

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL A

	Units	Ν		S
Dimens	sion Limits	MIN	NOM	MAX
Number of Pins	N		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30

0.20

0.20

L

κ

0.25

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

Contact Length

Contact-to-Exposed Pad

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

0.30