

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFTLA Exposed Pad
Supplier Device Package	36-VTLA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

Pin Diagrams



dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

		#0 DE00	RIPTION	
Pin Name	Pin Type	Buffer Type	PPS Capable	Description
AN0-AN7	I	Analog	No	Analog input channels.
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin
CLKO	0	_	No	function. Oscillator crystal output. Connects to crystal or resonator in Crysta Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode;
OSC2	I/O	_	No	CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CN0-CN15	I	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1	I	ST	Yes	Capture Input 1.
OCFA OC1	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channel 1). Compare Output 1.
INT0 INT1 INT2		ST ST ST	No Yes Yes	External Interrupt 0. External Interrupt 1. External Interrupt 2.
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15 ⁽¹⁾	I/O	ST	No	PORTB is a bidirectional I/O port.
RP0-RP15 ⁽¹⁾	I/O	ST	No	Remappable I/O pins.
T1CK T2CK		ST ST	Yes Yes	Timer1 external clock input. Timer2 external clock input.
U1CTS U1RTS U1RX U1TX	 0 0	ST — ST —	Yes Yes Yes Yes	UART1 Clear-to-Send. UART1 Ready-to-Send. UART1 receive. UART1 transmit.
SCK1 SDI1 SDO1 SS1	I/O I O I/O	ST ST — ST	Yes Yes Yes Yes	Synchronous serial clock input/output for SPI1. SPI1 data in. SPI1 data out. SPI1 slave synchronization or frame pulse I/O.
SCL1 SDA1	I/O I/O	ST ST	No No	Synchronous serial clock input/output for I2C1. Synchronous serial data input/output for I2C1.
TMS TCK TDI TDO	 0	TTL TTL TTL	No No No No	JTAG Test mode select pin. JTAG test clock input pin. JTAG test data input pin. JTAG test data output pin.

TABLE 1-1:PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-Transistor LogicP = PowerO = OutputPPS = Peripheral Pin Select— = Does not applyNote 1:Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for

availability.2: This pin is available on dsPIC33FJ09GS302 devices only.

Pin Name	Pin Type	Buffer Type	PPS Capable	Description							
CMP1A	I	Analog	No	Comparator 1 Channel A.							
CMP1B	1	Analog	No	Comparator 1 Channel B.							
CMP1C	1	Analog	No	Comparator 1 Channel C.							
CMP1D	1	Analog	No	Comparator 1 Channel D.							
CMP2A	1	Analog	No	Comparator 2 Channel A.							
CMP2B	I	Analog	No	Comparator 2 Channel B.							
CMP2C	I	Analog	No	Comparator 2 Channel C.							
CMP2D	I	Analog	No	Comparator 2 Channel D.							
DACOUT	0	_	No	DAC output voltage.							
ACMP1-ACMP2	0	—	Yes	DAC trigger to PWM module.							
ISRC1 ⁽²⁾	0	_	No	Constant Current Source Output 1.							
ISRC2 ⁽²⁾	0	—	No	Constant Current Source Output 2.							
ISRC3 ⁽²⁾	0	—	No	Constant Current Source Output 2.							
ISRC4 ⁽²⁾	0	_	No	Constant Current Source Output 4.							
EXTREF	I	Analog	No	External voltage reference input for the reference DACs.							
REFCLKO	0	_	Yes	REFCLKO output signal is a postscaled derivative of the system clock.							
FLT1-FLT8	I	ST	Yes	Fault inputs to PWM module.							
SYNCI1-SYNCI2	I	ST	Yes	External synchronization signal to PWM master time base.							
SYNCO1	0	_	Yes	PWM master time base for external device synchronization.							
PWM1L	0	_	No	PWM1 low output.							
PWM1H	0	_	No	PWM1 high output.							
PWM2L	0	_	No	PWM2 low output.							
PWM2H	0	—	No	PWM2 high output.							
PWM4L	0	—	Yes	PWM4 low output.							
PWM4H	0	—	Yes	PWM4 high output.							
PGED1	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 1							
PGEC1	I	ST	No	Clock input pin for programming/debugging Communication Channel 1.							
PGED2	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 2							
PGEC2	I	ST	No	Clock input pin for programming/debugging Communication							
				Channel 2.							
PGED3 ⁽¹⁾	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 3							
PGEC3 ⁽¹⁾	I	ST	No	Clock input pin for programming/debugging Communication Channel 3.							
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.							
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times. AVDD is connected to VDD on 18 and 28-pin devices.							
AVSS	Р	Р	No	Ground reference for analog modules. AVss is connected to Vss on 18 and 28-pin devices.							
VDD	Р	_	No	Positive supply for peripheral logic and I/O pins.							
VCAP	Р		No	CPU logic filter capacitor connection.							
Vss	P		No	Ground reference for logic and I/O pins.							
Legend: CMOS		compatible gger input v	input or o	utput Analog = Analog input I = Input							

TABLE 1-1. PINOLIT I/O DESCRIPTIONS (CONTINUED)

TTL = Transistor-Transistor Logic

PPS = Peripheral Pin Select — = Does not apply

Note 1: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

2: This pin is available on dsPIC33FJ09GS302 devices only.

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a Data, Address or Address Offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature lets any instruction access program space as if it were data space.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

3.5 Arithmetic Logic Unit (ALU)

The ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices feature a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (for example, ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or Integer DSP Multiply (IF)
- Signed or Unsigned DSP Multiply (US)
- Conventional or Convergent Rounding (RND)
- Automatic Saturation On/Off for ACCA (SATA)
- Automatic Saturation On/Off for ACCB (SATB)
- Automatic Saturation On/Off for Writes to Data Memory (SATDW)
- Accumulator Saturation mode Selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

	SUMMART	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	A = A + (x * y)	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	$A = x^2$	No
MPY.N	A = -x * y	No
MSC	A = A - x * y	Yes

TABLE 3-1: DSP INSTRUCTIONS SUMMARY




TABLE 4-8:	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ09GS302 DEVICES ONLY
------------	---

				-			-	N USI I	0001 000								
SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	-	0000
0082	ALTIVT	DISI	_	—	_	—	—	_	—	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	_	_	_	T1IF	OC1IF	IC1IF	INTOIF	0000
0086	_	_	INT2IF	_	_	_	_	_	_	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
008A	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
008C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	U1EIF	_	0000
008E	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_	_	JTAGIF	0000
0090	ADCP1IF	ADCP0IF	_	_	_	_	_	_	AC2IF	_	_	_	_	_	PWM4IF	_	0000
0092	_	_	_		_	_	_	_	_	_	_	ADCP6IF	—	_	ADCP3IF	ADCP2IF	0000
0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	IC1IE	INT0IE	0000
0096	_	_	INT2IE		_	_	—	_	—	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
009A	_	_			_	_	PSEMIE	_	_	_	_	—	_	—	_	_	0000
009C	_	_	_		_	_	—	_	_	_	_	_	_	_	U1EIE	_	0000
009E	PWM2IE	PWM1IE	_		_	_	—	_	_	_	_	_	_	_	_	JTAGIE	0000
00A0	ADCP1IE	ADCP0IE	_		_	_	—	_	AC2IE	_	_	_	_	_	PWM4IE	_	0000
00A2	_	_	_		_	_	—	_	—	_	_	ADCP6IE	_	_	ADCP3IE	ADCP2IE	0000
00A4	_		T1IP<2:0>		_	C	0C1IP<2:0	>	_		IC1IP<2:0>		_		INT0IP<2:0>		4444
00A6	_		T2IP<2:0>		_	_	—	—	_	_	—	—		—	—	—	4000
00A8	_	l	U1RXIP<2:0	>	_	S	PI1IP<2:0	>	_	5	SPI1EIP<2:0)>	_	_	_	_	4440
00AA	_	_	—	_			—				ADIP<2:0>		_	ι	J1TXIP<2:0>		0044
00AC	_		CNIP<2:0>		_	A	C1IP<2:0	>	_	Ν	/II2C1IP<2:0)>	_	5	SI2C1IP<2:0>	•	4444
00AE	_	_	_	_	_	_		_	_	_	_	_	_		INT1IP<2:0>		0004
00B2	_	_	_	_	_	_	_	_	_		INT2IP<2:0	>	_	_	_	_	0040
00C0	_	_	_	_	_	_	_	_	_	F	PSEMIP<2:0)>	_	_	_	_	0040
00C4	_	_	_	_	_	_	_	_	_		U1EIP<2:0	>	_	_	_	_	0040
00CC	_	_	_	_	_	_	_	_	_	_	_	_	_		JTAGIP<2:0>		0004
00D2	_	F	PWM2IP<2:0)>	_	P٧	VM1IP<2:	0>	_		_	_	_	_	_	_	4400
00D4	_	_	_	_	_	_		_	_	F	PWM4IP<2:0)>	_	_	_	_	0040
00D6	_		AC2IP<2:0	>	_	_	_	_	_	_	_	_	_	_	_	_	4000
00DA	_	А	DCP1IP<2:	0>	_	AD	CP0IP<2:	0>			_		_	_	_	_	4400
00DC	_	_	_	_	_	_		_	_	A	DCP3IP<2:	0>	_	A	DCP2IP<2:0	>	0044
00DE	_	_	_	_	_	_	_	_	_	_	_	_	_	A	DCP6IP<2:0	>	0004
00E0	_	_	_	_		ILR<3	:0>		_			ـــــــــــــــــــــــــــــــــــــ	/ECNUM<6:0	>	-		0000
	Addr. 00080 00080 00080 00080 0082 0084 0086 0088 0088 0088 0088 0080 0080 0080 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0090 0004 0004 0005 0006 0007 0006 0007 0006 0006 0007 007 007 007 007 007 007 007 007 007 007	Addr. Bit 15 0080 NSTDIS 0082 ALTIVT 0084	Addr. Bit 15 Bit 14 0080 NSTDIS OVAERR 0082 ALTIVT DISI 0084 0086 0086 0086 0086 0086 0086 0086 0086 PWM2IF PWM11F 0090 ADCP11F ADCP0IF 0092 0094 0095 PWM2IF PWM11E 0096 0097 0098 PWM2IF PWM11E 0040 ADCP11E ADCP01E 0044 0045 0046 0047	Addr. Bit 15 Bit 14 Bit 13 0080 NSTDIS OVAERR OVBERR 0082 ALTIVT DISI — 0084 — — ADIF 0084 — — ADIF 0086 — — ADIF 0086 — — ADIF 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 PWM2IF PWM1IF — 0090 ADCP1IF ADCP0IF — 0091 — — — 0092 — — — 0092 — — — 0093 — — — 0094 — — — 0094 — — — 0092 — — —	Addr. Bit 15 Bit 14 Bit 13 Bit 12 0080 NSTDIS OVAERR OVBERR COVAERR 0082 ALTIVT DISI — — 0084 — — ADIF U1TXIF 0086 — — INT2IF — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 PWM2IF PWM1IF — — 0090 ADCP1IF ADCP0IF — — 0091 — — — — 0092 — — — — 0094 — — — — 0095 PWM2IE PWM1IE — — 0040 ADCP1IE ADCP1E </td <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR COVBERR 0084 — — ADIF U1TXIF U1RXIF 0086 — — MDIF U1TXIF U1RXIF 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF — — — 0092 — — ADIE U1TXIE U1RXIE 0094 — — ADIE U1TXIE U1RXIE 0094 — — — — — 0095 PWM2IE PWM1IE — —</td> <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVAERR OVATE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI11F 0086 — — INT2IF — — — — 0086 — — — — — — — — — …</td> <td>Addr. Bit 13 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVBERR OV Intrastrestrestrestrestrestrestrestrestrestre</td> <td>Addr. Bit 13 Bit 13 Bit 12 Bit 11 Bit 10 Bit 30 Bit 30 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVATE COVTE 0084 — — ADIF U1TXIF U1RXIF SPI1F SPI1EF — 0084 — — ADIF U1TXIF U1RXIF SPI1F SPI1EF — 0086 — — MIT — — — — — …<td>Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 12 Bit 14 Bit 12 Could state 00080 NSTDIS OVAERR OVBERR COVBERR COVBERR COVBERR OVAER SPI11F SPI11F</td><td>Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 9 Bit 7 Bit 7 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVAE OVBE COUT SFTACERR DIVOERR 0084 IDIS </td><td>Addr. Bit 7s Bit 7s<</td><td>Addr. Bit 7 <t< td=""><td>bit is bit is</td><td>bit bit bit< bit< bit< bi</td><td>Math. Bit 79 Bit 79</td><td>Math. Bit N <</td></t<></td></td>	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR COVBERR 0084 — — ADIF U1TXIF U1RXIF 0086 — — MDIF U1TXIF U1RXIF 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF — — — 0092 — — ADIE U1TXIE U1RXIE 0094 — — ADIE U1TXIE U1RXIE 0094 — — — — — 0095 PWM2IE PWM1IE — —	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVAERR OVATE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI11F 0086 — — INT2IF — — — — 0086 — — — — — — — — — …	Addr. Bit 13 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVBERR OV Intrastrestrestrestrestrestrestrestrestrestre	Addr. Bit 13 Bit 13 Bit 12 Bit 11 Bit 10 Bit 30 Bit 30 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVATE COVTE 0084 — — ADIF U1TXIF U1RXIF SPI1F SPI1EF — 0084 — — ADIF U1TXIF U1RXIF SPI1F SPI1EF — 0086 — — MIT — — — — — … <td>Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 12 Bit 14 Bit 12 Could state 00080 NSTDIS OVAERR OVBERR COVBERR COVBERR COVBERR OVAER SPI11F SPI11F</td> <td>Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 9 Bit 7 Bit 7 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVAE OVBE COUT SFTACERR DIVOERR 0084 IDIS </td> <td>Addr. Bit 7s Bit 7s<</td> <td>Addr. Bit 7 <t< td=""><td>bit is bit is</td><td>bit bit bit< bit< bit< bi</td><td>Math. Bit 79 Bit 79</td><td>Math. Bit N <</td></t<></td>	Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 12 Bit 14 Bit 12 Could state 00080 NSTDIS OVAERR OVBERR COVBERR COVBERR COVBERR OVAER SPI11F SPI11F	Addr. Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 9 Bit 7 Bit 7 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR COVBERR OVAE OVBE COUT SFTACERR DIVOERR 0084 IDIS	Addr. Bit 7s Bit 7s<	Addr. Bit 7 Bit 7 <t< td=""><td>bit is bit is</td><td>bit bit bit< bit< bit< bi</td><td>Math. Bit 79 Bit 79</td><td>Math. Bit N <</td></t<>	bit is bit is	bit bit< bit< bit< bi	Math. Bit 79 Bit 79	Math. Bit N <

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_		—	—	—	—	_				Receive	Register				0000
I2C1TRN	0202	_		_	_	-	_	_	_				Transmit	Register				OOFF
I2C1BRG	0204	_		_	_	-	_	_				Baud Rate	e Generator	Register				0000
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_		_	_	-	_					Address I	Register					0000
I2C1MSK	020C	—	_		—	_	_					AMSK	<9:0>					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: UART1 REGISTER MAP FOR dsPiC33FJ06GS101A, dsPiC33FJ06GS102A, dsPiC33FJ06GS202A AND dsPiC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	-	_	_	_					UART	Transmit Re	egister				XXXX
U1RXREG	0226	_	_	-	_	_	_					UART	Receive Re	egister				0000
U1BRG	0228		Baud Rate Generator Prescaler 00								0000							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18:SPI1 REGISTER MAP FOR dsPIC33FJ06GS101A, dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL					_		SPIROV	_	_	_	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL		_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Tran	smit and Re	ceive Buffe	er Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.7.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL or TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required. Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-10), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION

6.1 Reset Control Register

REGISTE	R 6-1: RCON	I: RESET COI	NTROL REG	SISTER ⁽¹⁾							
R/W-0		U-0	U-0	U-0	U-0	R/W-0	R/W-0				
TRAPF	R IOPUWR		—			СМ	VREGS				
bit 15							bit 8				
		DAALO	DANO	DAMO							
R/W-0			R/W-0	R/W-0	R/W-0	R/W-1	R/W-1				
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR				
bit 7							bit 0				
Legend:											
R = Reada	able bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15	•	Reset Flag bit									
		onflict Reset ha onflict Reset ha		d							
bit 14	•	egal Opcode or			et Flag bit						
		al opcode deter			•	lized W registe	er used as ar				
		Pointer caused									
1.1.40.40	-	l opcode or unii		leset has not o	ccurred						
bit 13-10	-	Unimplemented: Read as '0'									
bit 9	-	CM: Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has occurred									
	•	uration Mismatc									
bit 8	•	age Regulator S									
		egulator is activ	•	•							
		egulator goes ir			ер						
bit 7		nal Reset Pin (N	,								
		Clear (pin) Res Clear (pin) Res									
bit 6		are Reset Flag (
DILO		instruction has									
		instruction has									
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾							
	1 = WDT is e 0 = WDT is d										
bit 4		hdog Timer Tim	e-out Flag bi	t							
Dit 4		e-out has occur	-	L							
		e-out has not or									
bit 3	SLEEP: Wak	e-up from Slee	o Flag bit								
		as been in Slee									
		as not been in S	•								
bit 2		up from Idle Fla	-								
		as in Idle mode as not in Idle m									
Note 1:	All of the Reset sta cause a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does not				
2:	If the FWDTEN Co		a (1) (

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

			_	_						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—		_	—	—	—			
bit 15							bit 8			
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	—			IC1R	<5:0> ⁽¹⁾					
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 15-6	Unimplemen	ted: Read as ')'							
bit 5-0	IC1R<5:0>: A	ssign Input Ca	pture 1 (IC1)	to the Corresp	onding RPn Pin	bits ⁽¹⁾				
	111111 = Inp									
		out tied to RP35								
		out tied to RP34								
		out tied to RP33								
	100000 = Inp	out tied to RP32	-							
	•									
	•									
	•									
	00000 = Inpu	t tied to RP0								

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A/102A devices.

12.0 TIMER2 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer with an external clock input (TxCK) that is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The Timer2 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (Fcy). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The Timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

The Timer control bit settings for different operating modes are given in Table 12-1.

TABLE 12-1:	TIMER MODE SETTINGS


Mode	TCS	TGATE		
Timer	0	0		
Gated Timer	0	1		
Synchronous Counter	1	х		

12.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 2. Set the Clock and Gating modes using the TCS and TGATE bits.
- 3. Load the Timer Period value into the PRx register.
- 4. If interrupts are required, set the Timerx Interrupt Enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 5. Set the TON bit.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)



13.1 Input Capture Registers

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0								
	—	ICSIDL	_	—	_	—	_								
bit 15							bit 8								
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0								
ICTMR ⁽¹⁾		<1:0>	ICOV	ICBNE	10000	ICM<2:0>	10000								
bit 7	10111-2.0	bit													
Legend:		HC = Hardwar	e Clearable bit												
R = Readat	ole bit	W = Writable b	bit	U = Unimple	mented bit, re	ead as '0'									
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown								
bit 15-14	Unimplemen	ited: Read as '0	,												
bit 13	-	t Capture Modul		Control bit											
	•	ture module hal	•												
		ture module cor			mode										
bit 12-8	Unimplemer	ted: Read as '0	,												
bit 7	ICTMR: Inpu	t Capture Timer	Select bit ⁽¹⁾												
	1 = TMR2 co 0 = Reserved	ntents are captu I	ired on capture	e event											
bit 6-5	ICI<1:0>: Se	ICI<1:0>: Select Number of Captures per Interrupt bits													
		11 = Interrupt on every fourth capture event													
	•	10 = Interrupt on every third capture event 01 = Interrupt on every second capture event													
		t on every secor t on every captu		nt											
bit 4	-			oit (read-only)											
	-	ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred													
		0 = No input capture overflow occurred													
bit 3	ICBNE: Input	ICBNE: Input Capture Buffer Empty Status bit (read-only)													
		ture buffer is no		st one more ca	pture value ca	an be read									
		ture buffer is en													
bit 2-0		ICM<2:0>: Input Capture Mode Select bits													
		111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode. Rising edge													
		detect only; all other control bits are not applicable. 110 = Unused (module disabled)													
		101 = Capture mode, every 16th rising edge													
	100 = Captu	re mode, every 4	4th rising edge												
	•	re mode, every r	•••												
		re mode, every f re mode, every e		d falling) ICI<1	·0> hits do n	ot control interru	int generatio								
				a laining). 101×1			er generatio								
						for this mode.									

REGISTER 13-1: IC1CON: INPUT CAPTURE 1 CONTROL REGISTER

000 = Input capture module is turned off



REGISTER 15-6: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

3)

- 1 = Center-Aligned mode is enabled
- 0 = Center-Aligned mode is disabled

bit 1 XPRES: External PWM Reset Control bit⁽⁴⁾

1 = Current-limit source resets time base for this PWM generator if it is in Independent Time Base mode 0 = External pins do not affect PWM time base

- bit 0 IUE: Immediate Update Enable bit
 - 1 = Updates to the active MDC/PDCx/SDCx registers are immediate
 - 0 = Updates to the active MDC/PDCx/SDCx registers are synchronized to the PWM time base
- **Note 1:** Software must clear the interrupt status here and the corresponding IFSx bit in the interrupt controller.
 - 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
 - **3:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - **4:** To operate in External Period Reset mode, configure the CLMOD (FCLCONx<8>) bit = 0 and ITB (PWMCONx<9>) bit = 1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - 00 = Primary prescale 64:1
- Note 1: This bit is not used in Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

18.3 UART Registers

REGISTER 18-1: U1MODE: UART1 MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ^(1,3)	—	USIDL ⁽³⁾	IREN ^(2,3)	RTSMD ⁽³⁾	—	UEN<	1:0> ⁽³⁾
bit 15							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE ⁽³⁾	LPBACK ⁽³⁾	ABAUD ⁽³⁾	URXINV ⁽³⁾	BRGH ⁽³⁾	PDSEL<	:1:0> ⁽³⁾	STSEL ⁽³⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable I	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	UARTEN: UART1 Enable bit ^(1,3)
	 1 = UART1 is enabled; all UART1 pins are controlled by UART1, as defined by UEN<1:0> 0 = UART1 is disabled; all UART1 pins are controlled by port latches; UART1 power consumption is minimal
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit ⁽³⁾
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ^(2,3)
	1 = $IrDA^{\ensuremath{\mathbb{R}}}$ encoder and decoder are enabled 0 = $IrDA^{\ensuremath{\mathbb{R}}}$ encoder and decoder are disabled
bit 11	RTSMD: Mode Selection for U1RTS Pin bit ⁽³⁾
	$1 = \overline{\text{U1RTS}} \text{ pin is in Simplex mode}$ 0 = U1RTS pin is in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UART1 Pin Enable bits ⁽³⁾
	 11 = U1TX, U1RX and BCLK pins are enabled and used; U1CTS pin is controlled by port latches 10 = U1TX, U1RX, U1CTS and U1RTS pins are enabled and used 01 = U1TX, U1RX and U1RTS pins are enabled and used; U1CTS pin is controlled by port latches 00 = U1TX and U1RX pins are enabled and used; U1CTS and U1RTS/BCLK pins are controlled by port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit ⁽³⁾
	 1 = UART1 will continue to sample the U1RX pin; interrupt is generated on falling edge; bit is cleared in hardware on following rising edge 0 = No wake-up is enabled
bit 6	LPBACK: UART1 Loopback Mode Select bit ⁽³⁾
	1 = Enable Loopback mode
	0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit ⁽³⁾
	 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (0x55) before other data; cleared in hardware upon completion
	0 = Baud rate measurement is disabled or completed
Note 1:	Refer to Section 17. "UART" (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for receive or transmit operation.
2:	This feature is only available for the 16x BRG mode (BRGH = 0).

3: This bit is not available in the dsPIC33FJ06GS001 device.

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industria} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extend} \end{array}$					
Param.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. U				Conditions		
	VIL	Input Low Voltage							
DI10		I/O Pins	Vss		0.2 VDD	V			
DI15		MCLR	Vss		0.2 VDD	V			
DI16		I/O Pins with OSC1	Vss		0.2 VDD	V			
DI18		SDA1, SCL1	Vss		0.3 VDD	V	SMBus disabled		
DI19		SDA1, SCL1	Vss		0.8	V	SMBus enabled		
	Vih	Input High Voltage							
DI20 DI21		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 VDD 0.7 VDD		Vdd 5.5	V V			
DI28 DI29		SDA1, SCL1 SDA1, SCL1	0.7 VDD 2.1	_	5.5 5.5	V V	SMBus disabled SMBus enabled		
DI30	ICNPU	CNx Pull-up Current	_	250	_	μA	VDD = 3.3V, VPIN = VSS		
DI50	lır.	Input Leakage Current ^(2,3,4) I/O Pins: 4x Sink Driver Pins RA0-RA2, RB0-RB2, RB5-RB10, RB15 16x Sink Driver Pins	_	_	±2	μΑ	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
		RA3, RA4, RB3, RB4, RB11-RB14	-	_	±8	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
DI55		MCLR	_	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	—	_	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$		

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the list of 5V tolerant I/O pins.
- **5**: VIL source < (VSS 0.3); characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V; characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit; characterized but not tested.

25.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended
	Operating voltage VDD range as described in Table 25-1.

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCL1, SDA1			400	pF	In I ² C™ mode

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



				-
	Units			
Dimensi	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11