

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

IAE	Image: TABLE 1:dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PRODUCT FAMILIES																					
			es)				Re	mapp	able F	Peripł	nerals								ADC			
	Device	Pins	Program Flash Memory (Kbyte	RAM (Bytes)	Remappable Pins	16-Bit Timer	Input Capture	Output Compare	UART	SPI	PWM <sup>(2)</sup>	Analog Comparator	External Interrupts <sup>(1)</sup>	DAC Output	Constant Current Source	Reference Clock	I <sup>2</sup> C <sup>TM</sup>	SARs	Sample-and-Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPl	C33FJ06GS001	18	6	256	8	2	0	0	0	0	2x2	2	3	0	0	0	1	1	2	6	13	PDIP, SOIC
		20																				SSOP
dsPl	C33FJ06GS101A	18	6	256	8	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	13	PDIP, SOIC
		20																				SSOP
dsPIC33FJ06GS102A	C33FJ06GS102A	28	6	256	16	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA
dsPIC33FJ06GS202A	28	6	1K	16	2	1	1	1	1	2x2	2	3	1	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S	
		36																				VTLA
dsPIC33FJ09GS302	28	9	1K	16	2	1	1	1	1	3x2	2	3	1	1	1	1	1	3	8	21	SPDIP, SOIC, SSOP, QFN-S	
		36																				VTLA

Note 1: INT0 is not remappable.

2: The PWM4 pair is remappable and only available on dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices.





#### 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8.** "**Reset**" (DS70192) in the "*dsPIC33F/PIC24H Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- · CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

#### FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.

Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits (except for the POR (RCON<0> bit) that are set. The user application can set or clear any bit, at any time, during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



#### 6.3 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 25.0 "Electrical Characteristics"** for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

#### 6.4 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR status bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR, as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides a Power-up Time Delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.



#### FIGURE 6-3: BROWN-OUT SITUATIONS

#### 7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 41. "Interrupts (Part IV)" (DS70300) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. The controller has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

#### 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

The devices implement up to 28 unique interrupts and four non-maskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

#### 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. A device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

<b>REGISTER 7-</b>	7: IFS3: I	NTERRUPT	FLAG STAT	US REGIST	ER 3						
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0				
—	—	—	_	—	—	PSEMIF	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—			—	—	_				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown							

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIF: PWM Special Event Match Interrupt Flag Status bit
	<ol> <li>Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 8-0	Unimplemented: Read as '0'

#### REGISTER 7-8: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	_	—	—	—	—			
bit 15 bit 8										

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	U1EIF <sup>(1)</sup>	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIF: UART1 Error Interrupt Flag Status bit <sup>(1)</sup>
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER /-	18: IEC7: I	NIERRUPI	ENABLE CO	JNIROL RE	GISTER /			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
		<u> </u>	ADCP6IE			ADCP3IE <sup>(1)</sup>	ADCP2IE <sup>(2)</sup>	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 15-5	Unimplemen	ted: Read as '	0'					
bit 4	ADCP6IE: AD	DC Pair 6 Conv	ersion Done I	nterrupt Enabl	e bit			
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					
bit 3-2	Unimplemen	ted: Read as '	0'					
bit 1	ADCP3IE: AD	DC Pair 3 Conv	ersion Done I	nterrupt Enabl	e bit <sup>(1)</sup>			
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					
bit 0	ADCP2IE: AD	DC Pair 2 Conv	ersion Done I	nterrupt Enabl	e bit <sup>(2)</sup>			
	1 = Interrupt r	equest is enab	led					
	0 = Interrupt r	equest is not e	nabled					

#### **Note 1:** This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	_	—	_	—	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
—	—	—	-	—	ADCP6IP<2:0>						
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown								

#### REGISTER 7-34: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ADCP6IP<2:0>: ADC Pair 6 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

NOTES:

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP33R<5:0>							
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP32R<5:0>							
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown							

#### REGISTER 10-24: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

bit 15-14	Unimplemented: Read as '0	,
-----------	---------------------------	---

bit 13-8	<b>RP33R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP33 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP32R<5:0>: Peripheral Output Function is Assigned to RP32 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

#### REGISTER 10-25: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP35	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP34	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMODE is Enabled bits <sup>(2)</sup>
	IFLTMOD (FCLCONx<15>) = 0, Normal Fault mode:
	If current-limit is active, then CLDAT<1> provides the state for PWMxH.
	If current-limit is active, then CLDAT<0> provides the state for PWMxL.
	IFLTMOD (FCLCONx<15>) = 1, Independent Fault mode:
	CLDAT<1:0> is ignored.
bit 1	SWAP<1:0>: SWAP PWMxH and PWMxL pins
	<ul> <li>1 = PWMxH output signal is connected to PWMxL pin and PWMxL signal is connected to PWMxH pins</li> <li>0 = PWMxH and PWMxL pins are mapped to their respective pins</li> </ul>

bit 0 **OSYNC:** Output Override Synchronization bit

- 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
- 0 = Output overrides via the OVRDAT<1:0> bits occur on next CPU clock boundary
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
  - **2:** State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

### 16.3 SPI Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	—	SPISIDL	—		—		—
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV	—	—	-	—	SPITBF	SPIRBF
bit 7							bit 0

#### REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins
	0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	<ul> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> </ul>
bit 12-7	Unimplemented: Read as '0'
bit 6	<ul> <li>SPIROV: Receive Overflow Flag bit</li> <li>1 = A new byte/word is completely received and discarded; the user software has not read the previous data in the SPIxBUF register</li> <li>0 = No overflow has occurred</li> </ul>
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	1 = Transmit not yet started, SPIxTXB is full
	0 = Transmit started, SPIxTXB is empty
	Automatically set in hardware when the CPU writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	1 = Receive is complete, SPIxRXB is full
	0 = Receive is not complete, SPIxRXB is empty
	Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.
	Automatically cleared in hardware when core reads the SPIxBUF location, reading SPIxRXB.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSH	<<9:8>
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimple	mented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cle	eared	x = Bit is unkr	nown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match not required in this position

0 = Disables masking for bit x; bit match required in this position

#### REGISTER 18-2: U1STA: UART1 STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits <sup>(2)</sup>
	<ul> <li>11 = Interrupt is set on U1RSR transfer, making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on U1RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the U1RSR to the receive buffer; receive buffer has one or more characters</li> </ul>
bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = $1)^{(2)}$
	<ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only) <sup>(2)</sup>
	1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only) <sup>(2)</sup>
	<ul> <li>Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only) <sup>(2)</sup>
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only) <sup>(2)</sup>
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the U1RSR to the empty state.</li> </ul>
bit 0	URXDA: Receive Buffer Data Available bit (read-only) <sup>(2)</sup>
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1: Ref	er to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

- information on enabling the UART module for transmit operation.
  - **2:** This bit is not available in the dsPIC33FJ06GS001 device.

#### REGISTER 20-1: CMPCONx: COMPARATOR CONTROL x REGISTER (CONTINUED)

bit 5	EXTREF: Enable External Reference bit <sup>(1)</sup>
	<ul> <li>1 = External source provides reference to DAC (maximum DAC voltage determined by external voltage source)</li> </ul>
	<ul> <li>Internal reference sources provide reference to DAC (maximum DAC voltage determined by RANGE bit setting)</li> </ul>
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit <sup>(1)</sup>
	<ul> <li>1 = Hysteresis is applied to the falling edge of the comparator output</li> <li>0 = Hysteresis is applied to the rising edge of the comparator output</li> </ul>
bit 3	CMPSTAT: Current State of Comparator Output Including CMPPOL Selection bit <sup>(1)</sup>
bit 2	HGAIN: DAC Gain Enable bit <sup>(1)</sup>
	<ul> <li>1 = Reference DAC output to comparator is scaled at 1.8x</li> <li>0 = Reference DAC output to comparator is scaled at 1.0x</li> </ul>
bit 1	<b>CMPPOL:</b> Comparator Output Polarity Control bit <sup>(1)</sup>
	<ul><li>1 = Output is inverted</li><li>0 = Output is non-inverted</li></ul>
bit 0	<b>RANGE:</b> Selects DAC Output Voltage Range bit <sup>(1)</sup>
	1 = High Range: Max DAC Value = AVDD/2, 1.65V at 3.3V AVDD 0 = Low Range: Max DAC Value = INTREF <sup>(3)</sup>
Note 1:	This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

- 2: DACOUT can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DAC output by setting their respective DACOE bit.
- **3:** For the INTREF value, refer to the DAC Module Specifications (Table 25-42) in **Section 25.0 "Electrical Characteristics"**.





#### TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions		
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC		
		Oscillator Crystal Frequency	3.0 10		10 32	MHz MHz	XT HS		
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns			
OS25	TCY	Instruction Cycle Time <sup>(2)</sup>	25	_	DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	_	20	ns	EC		
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	5.2		ns			
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2	—	ns			
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

<sup>2:</sup> Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.





# TABLE 25-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +125°C	
SY11	TPWRT	Power-up Timer Period	_	64	_	ms	-40°C to +125°C	
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +125°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS		
SY30	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



#### FIGURE 25-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

# TABLE 25-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP10	TscP	Maximum SCKx Frequency	—	—	9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	_	—	ns	See Parameter DO32 and <b>Note 4</b>
SP21	TscR	SCKx Output Rise Time	—	_	—	ns	See Parameter DO31 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See Parameter DO32 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	_			ns	See Parameter DO31 and <b>Note 4</b>
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

#### 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	Ν		20				
Pitch	е	0.65 BSC					
Overall Height	А	-	—	2.00			
Molded Package Thickness	A2	1.65	1.75	1.85			
Standoff	A1	0.05	-	-			
Overall Width	Е	7.40	7.80	8.20			
Molded Package Width	E1	5.00	5.30	5.60			
Overall Length	D	6.90	7.20	7.50			
Foot Length	L	0.55	0.75	0.95			
Footprint	L1	1.25 REF					
Lead Thickness	С	0.09	_	0.25			
Foot Angle	φ	0°	4°	8°			
Lead Width	b	0.22	_	0.38			

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support