



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPS
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102a-i-ss

TABLE 4-19: CONSTANT CURRENT SOURCE REGISTER MAP

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ISRCCON	0500	ISRCEN	—	—	—	—	OUTSEL<2:0>				—	—	ISRCCAL<5:0>					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	—	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS<2:0>			0003
ADPCFG	0302	—	—	—	—	—	—	—	—	PCFG7	PCFG6	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	—	—	—	—	—	—	—	—	—	P6RDY	—	—	P3RDY	—	P1RDY	P0RDY	0000
ADBASE	0308	ADBASE<15:1>															—	0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1	TRGSRC1<4:0>					IRQEN0	PEND0	SWTRG0	TRGSRC0<4:0>					0000
ADCPC1	030C	IRQEN3	PEND3	SWTRG3	TRGSRC3<4:0>					—	—	—	—	—	—	—	—	0000
ADCPC3	0310	—	—	—	—	—	—	—	—	IRQEN6	PEND6	SWTRG6	TRGSRC6<4:0>					0000
ADCBUF0	0320	ADC Data Buffer 0																xxxx
ADCBUF1	0322	ADC Data Buffer 1																xxxx
ADCBUF2	0324	ADC Data Buffer 2																xxxx
ADCBUF3	0326	ADC Data Buffer 3																xxxx
ADCBUF6	032C	ADC Data Buffer 6																xxxx
ADCBUF7	032E	ADC Data Buffer 7																xxxx
ADCBUF12	0338	ADC Data Buffer 12																xxxx
ADCBUF13	033A	ADC Data Buffer 13																xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0	—	—	RP1R<5:0>					—	—	RP0R<5:0>							0000
RPOR1	06D2	—	—	RP3R<5:0>					—	—	RP2R<5:0>							0000
RPOR2	06D4	—	—	RP5R<5:0>					—	—	RP4R<5:0>							0000
RPOR3	06D6	—	—	RP7R<5:0>					—	—	RP6R<5:0>							0000
RPOR4	06D8	—	—	RP9R<5:0>					—	—	RP8R<5:0>							0000
RPOR5	06DA	—	—	RP11R<5:0>					—	—	RP10R<5:0>							0000
RPOR6	06DC	—	—	RP13R<5:0>					—	—	RP12R<5:0>							0000
RPOR7	06DE	—	—	RP15R<5:0>					—	—	RP14R<5:0>							0000
RPOR16	06F0	—	—	RP33<5:0>					—	—	RP32<5:0>							0000
RPOR17	06F2	—	—	RP35<5:0>					—	—	RP34<5:0>							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.7.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as `TBLRDH` or `TBLRDH`).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (`CORCON<2>`). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (`PSVPAG`). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, `PSVPAG` functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-10), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a `NOP`. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a `REPEAT` loop, the `MOV` and `MOV.D` instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a `REPEAT` loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the `REPEAT` loop will allow the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION



5.2 RTSP Operation

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1: PROGRAMMING TIME

$$T = \frac{1}{7.37 \text{ MHz} \times (\text{FRC Accuracy})\% \times (\text{FRC Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be ±5%. If the TUN<5:0> bits (see Register 8-4) are set to 'b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM PAGE ERASE TIME

$$T_{RW} = \frac{168517 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.05) \times (1 - 0.00375)} = 21.85 \text{ ms}$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM PAGE ERASE TIME

$$T_{RW} = \frac{168517 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.05) \times (1 - 0.00375)} = 24.16 \text{ ms}$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 “Programming Operations”** for further details.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 7-24: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15						bit 8	

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	INT1IP<2:0>		
bit 7						bit 0	

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 **INT1IP<2:0>:** External Interrupt 1 Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-25: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-1	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15						bit 8	

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	INT2IP<2:0>			—	—	—	—
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **INT2IP<2:0>:** External Interrupt 2 Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

9.0 POWER-SAVING FEATURES

Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 9. “Watchdog Timer (WDT) and Power-Saving Modes”** (DS70196) in the “dsPIC33F/PIC24H Family Reference Manual”, which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

These devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. Devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

These devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 “Oscillator Configuration”**.

9.2 Instruction-Based Power-Saving Modes

The devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

```
PWRSAV #SLEEP_MODE    ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE      ; Put the device into IDLE mode
```

10.7 I/O Helpful Tips

1. In some cases, certain pins, as defined in Table 25-9 under "Injection Current", have internal protection diodes to VDD and VSS. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0', regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin register in the ADC module (i.e., ADPCFG) by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.

Note: Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, $TRISx = 0 \times 0$, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention; for example: AN2/CMP1C/CMP2A/RA2. This indicates that AN2 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin and eliminates the need for external resistors in certain applications. The internal pull-up is to $\sim(VDD - 0.8)$, not VDD. This is still above the minimum V_{IH} of CMOS and TTL devices.
5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the V_{OH}/I_{OH} and V_{OL}/I_{OL} DC Characteristics specification. The respective I_{OH} and I_{OL} current rating only applies to maintaining the corresponding output at or above the V_{OH} , and at or below the V_{OL} levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum V_{IH}/V_{IL} levels. An I/O pin output can safely sink or source any current less than that listed in the "**Absolute Maximum Ratings(1)**" in **Section 25.0, Electrical Characteristics** of this data sheet. For example:

$$V_{OH} = 2.4V @ I_{OL} = -6 \text{ mA and } V_{DD} = 3.3V$$

The maximum output current sourced by any 4x I/O pin = 15 mA.

LED source current <15 mA is technically permitted. Refer to the V_{OH}/I_{OH} graphs in **Section 26.0 "DC and AC Device Characteristics Graphs"** for additional information.

10.8 I/O Resources

Many useful resources related to I/O are provided on the Microchip web site (www.microchip.com).

10.8.1 KEY RESOURCES

- "dsPIC33F/PIC24H Family Reference Manual", **Section 10. "I/O Ports"** (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33F/PIC24H Family Reference Manual" Sections
- Development Tools

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 10-12: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	FLT5R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	FLT4R<5:0>					
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 **FLT5R<5:0>:** Assign PWM Fault Input 5 (FLT5) to the Corresponding RPn Pin bits

111111 = Input tied to Vss

100011 = Input tied to RP35

100010 = Input tied to RP34

100001 = Input tied to RP33

100000 = Input tied to RP32

•

•

•

000000 = Input tied to RP0

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **FLT4R<5:0>:** Assign PWM Fault Input 4 (FLT4) to the Corresponding RPn Pin bits

111111 = Input tied to Vss

100011 = Input tied to RP35

100010 = Input tied to RP34

100001 = Input tied to RP33

100000 = Input tied to RP32

•

•

•

000000 = Input tied to RP0

REGISTER 15-6: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

- bit 2 **CAM:** Center-Aligned Mode Enable bit^(2,3)
1 = Center-Aligned mode is enabled
0 = Center-Aligned mode is disabled
- bit 1 **XPRES:** External PWM Reset Control bit⁽⁴⁾
1 = Current-limit source resets time base for this PWM generator if it is in Independent Time Base mode
0 = External pins do not affect PWM time base
- bit 0 **IUE:** Immediate Update Enable bit
1 = Updates to the active MDC/PDCx/SDCx registers are immediate
0 = Updates to the active MDC/PDCx/SDCx registers are synchronized to the PWM time base

- Note 1:** Software must clear the interrupt status here and the corresponding IFSx bit in the interrupt controller.
- 2:** The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- 3:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
- 4:** To operate in External Period Reset mode, configure the CLMOD (FCLCONx<8>) bit = 0 and ITB (PWMCONx<9>) bit = 1.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 15-10: SPHASEx: PWMx SECONDARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPHASEx<15:8> ^(1,2)							
bit 15				bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPHASEx<7:0> ^(1,2)							
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **SPHASEx<15:0>**: Secondary Phase Offset for PWMxL Output Pin bits^(1,2)
(used in Independent PWM mode only)

Note 1: If the ITB (PWMCONx<9>) bit = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
- True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only.

2: If the ITB (PWMCONx<9>) bit = 1, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
- True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 15-13: TRGCONx: PWMx TRIGGER CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
TRGDIV<3:0>				—	—	—	—
bit 15				bit 8			

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾	—	TRGSTRT<5:0>					
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-12 **TRGDIV<3:0>**: Trigger # Output Divider bits

1111 = Trigger output for every 16th trigger event
 1110 = Trigger output for every 15th trigger event
 1101 = Trigger output for every 14th trigger event
 1100 = Trigger output for every 13th trigger event
 1011 = Trigger output for every 12th trigger event
 1010 = Trigger output for every 11th trigger event
 1001 = Trigger output for every 10th trigger event
 1000 = Trigger output for every 9th trigger event
 0111 = Trigger output for every 8th trigger event
 0110 = Trigger output for every 7th trigger event
 0101 = Trigger output for every 6th trigger event
 0100 = Trigger output for every 5th trigger event
 0011 = Trigger output for every 4th trigger event
 0010 = Trigger output for every 3rd trigger event
 0001 = Trigger output for every 2nd trigger event
 0000 = Trigger output for every trigger event

bit 11-8 **Unimplemented**: Read as '0'

bit 7 **DTM**: Dual Trigger Mode bit⁽¹⁾

1 = Secondary trigger event is combined with the primary trigger event to create the PWM trigger.
 0 = Secondary trigger event is not combined with the primary trigger event to create the PWM trigger;
 two separate PWM triggers are generated

bit 6 **Unimplemented**: Read as '0'

bit 5-0 **TRGSTRT<5:0>**: Trigger Postscaler Start Enable Select bits

111111 = Wait 63 PWM cycles before generating the first trigger event after the module is enabled
 •
 •
 •
 000010 = Wait 2 PWM cycles before generating the first trigger event after the module is enabled
 000001 = Wait 1 PWM cycle before generating the first trigger event after the module is enabled
 000000 = Wait 0 PWM cycle before generating the first trigger event after the module is enabled

Note 1: The secondary generator cannot generate PWM trigger interrupts.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 18. “Serial Peripheral Interface (SPI)”** (DS70206) of the “*dsPIC33F/PIC24H Family Reference Manual*”, which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The SPI module is compatible with Motorola® SPI and SIOP.


Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active-low slave select)


In Master mode operation, SCKx is a clock output; in Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM



NOTES:

FIGURE 19-1: ADC BLOCK DIAGRAM FOR THE dsPIC33FJ06GS001 DEVICE



dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 19-6: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN3 ⁽¹⁾	PEND3 ⁽¹⁾	SWTRG3 ⁽¹⁾	TRGSRC3<4:0> ⁽¹⁾				
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN2 ⁽²⁾	PEND2 ⁽²⁾	SWTRG2 ⁽²⁾	TRGSRC2<4:0> ⁽²⁾				
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 15 **IRQEN3:** Interrupt Request Enable 3 bit⁽¹⁾
 1 = Enables IRQ generation when requested conversion of channels AN7 and AN6 is completed
 0 = IRQ is not generated
- bit 14 **PEND3:** Pending Conversion Status 3 bit⁽¹⁾
 1 = Conversion of channels AN7 and AN6 is pending; set when selected trigger is asserted
 0 = Conversion is complete
- bit 13 **SWTRG3:** Software Trigger 3 bit⁽¹⁾
 1 = Starts conversion of AN7 and AN6 (if selected by the TRGSRCx bits)⁽³⁾
 This bit is automatically cleared by hardware when the PEND3 bit is set.
 0 = Conversion has not started
- bit 12-8 **TRGSRC3<4:0>:** Trigger 3 Source Selection bits⁽¹⁾
 Selects trigger source for conversion of analog channels AN7 and AN6.
 11111 = Timer2 period match
 .
 .
 .
 11011 = Reserved
 11010 = PWM Generator 4 current-limit ADC trigger
 11001 = Reserved
 11000 = PWM Generator 2 current-limit ADC trigger
 10111 = PWM Generator 1 current-limit ADC trigger
 10110 = Reserved
 .
 .
 .
 10010 = Reserved
 10001 = PWM Generator 4 secondary trigger is selected
 10000 = Reserved
 01111 = PWM Generator 2 secondary trigger is selected
 01110 = PWM Generator 1 secondary trigger is selected
 01101 = Reserved
 01100 = Timer1 period match
 .
 .
 .
 01000 = Reserved
 00111 = PWM Generator 4 primary trigger is selected
 00110 = Reserved
 00101 = PWM Generator 2 primary trigger is selected
 00100 = PWM Generator 1 primary trigger is selected
 00011 = PWM Special Event Trigger is selected
 00010 = Global software trigger is selected
 00001 = Individual software trigger is selected
 00000 = No conversion is enabled

- Note 1:** This bit is available in dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices only.
Note 2: This bit is available in dsPIC33FJ06GS102A/201A and dsPIC33FJ09GS302 devices only.
Note 3: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

TABLE 25-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)		
			Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended		
Param.	Typical ⁽¹⁾	Max.	Units	Conditions	
Operating Current (IDD) ⁽²⁾					
DC20d	15	23	mA	-40°C	3.3V 10 MIPS
DC20a	15	23	mA	+25°C	
DC20b	15	23	mA	+85°C	
DC20c	15	23	mA	+125°C	
DC21d	23	34	mA	-40°C	3.3V 16 MIPS ⁽³⁾
DC21a	23	34	mA	+25°C	
DC21b	23	34	mA	+85°C	
DC21c	23	34	mA	+125°C	
DC22d	25	38	mA	-40°C	3.3V 20 MIPS ⁽³⁾
DC22a	25	38	mA	+25°C	
DC22b	25	38	mA	+85°C	
DC22c	25	38	mA	+125°C	
DC23d	34	51	mA	-40°C	3.3V 30 MIPS ⁽³⁾
DC23a	34	51	mA	+25°C	
DC23b	34	51	mA	+85°C	
DC23c	34	51	mA	+125°C	
DC24d	43	64	mA	-40°C	3.3V 40 MIPS ⁽³⁾
DC24a	43	64	mA	+25°C	
DC24b	43	64	mA	+85°C	
DC24c	43	64	mA	+125°C	
DC25d	83	125	mA	-40°C	3.3V 40 MIPS See Note 2 , except PWM and ADC are operating at maximum speed (PTCON2 = 0x0000)
DC25a	83	125	mA	+25°C	
DC25b	83	125	mA	+85°C	
DC25c	83	125	mA	+125°C	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLK0 is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to VSS
- MCLR = VDD; WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU is executing `while(1)` statement

3: These parameters are characterized but not tested in manufacturing.

FIGURE 25-6: INPUT CAPTURE (CAP1) TIMING CHARACTERISTICS




TABLE 25-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended			
Param.	Symbol	Characteristic ⁽¹⁾		Min.	Max.	Units	Conditions
IC10	TccL	IC1 Input Low Time	No prescaler	0.5 Tcy + 20	—	ns	
			With prescaler	10	—	ns	
IC11	TccH	IC1 Input High Time	No prescaler	0.5 Tcy + 20	—	ns	
			With prescaler	10	—	ns	
IC15	TccP	IC1 Input Period		(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-7: OUTPUT COMPARE MODULE (OC1) TIMING CHARACTERISTICS




TABLE 25-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ.	Max.	Units	Conditions
OC10	TccF	OC1 Output Fall Time	—	—	—	ns	See Parameter DO32
OC11	TccR	OC1 Output Rise Time	—	—	—	ns	See Parameter DO31

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 25-29: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended			
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	CKP	SMP
15 MHz	Table 25-30	—	—	0,1	0,1	0,1
9 MHz	—	Table 25-31	—	1	0,1	1
9 MHz	—	Table 25-32	—	0	0,1	1
15 MHz	—	—	Table 25-33	1	0	0
11 MHz	—	—	Table 25-34	1	1	0
15 MHz	—	—	Table 25-35	0	1	0
11 MHz	—	—	Table 25-36	0	0	0

FIGURE 25-11: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS





FIGURE 25-18: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)
TIMING CHARACTERISTICS



INDEX

A

AC Characteristics	282
Internal LPRC Accuracy.....	285
Internal RC Accuracy	285
Load Conditions	282
Temperature and Voltage Specifications	282
Alternate Interrupt Vector Table (AINT)	87
Arithmetic Logic Unit (ALU).....	31
Assembler	
MPASM Assembler.....	268
Auxiliary Clock Generation.....	125

B

Bit-Reversed Addressing	69
Example	70
Implementation	69
Sequence Table (16-Entry).....	70
Block Diagrams	
16-Bit Timer1 Module.....	173
Boost Converter Implementation	21
Connections for On-Chip Voltage Regulator.....	256
Constant Current Source	249
CPU Core.....	26
Digital PFC.....	21
DSP Engine	32
dsPIC33FJ06GS001 Device ADC	226
dsPIC33FJ06GS001/101A/102A/202A	
and	
dsPIC33FJ09GS302.....	14
dsPIC33FJ06GS101A Device ADC	227
dsPIC33FJ06GS102A Device ADC	228
dsPIC33FJ06GS202A Device ADC	229
dsPIC33FJ09GS302 Device ADC	230
High-Speed Analog Comparator.....	243
Hysteresis Control.....	245
I ² C.....	212
Input Capture	177
Interleaved PFC.....	22
MCLR Pin Connections.....	18
Multiplexing of Remappable Output for RPN.....	150
Oscillator System	123
Output Compare	179
Partitioned Output Pair, Complementary	
PWM Mode.....	186
Phase-Shifted Full-Bridge Converter	23
PLL.....	125
Recommended Minimum Connection.....	18
Remappable MUX Input for U1RX.....	148
Reset System.....	79
Shared Port Structure	146
Simplified Conceptual High-Speed PWM	185
Single-Phase Synchronous Buck Converter.....	22
SPI	205
Type B Timer2	175
UART	219
Watchdog Timer (WDT).....	257
Brown-out Reset (BOR).....	251, 256

C

C Compilers	
MPLAB C18.....	268
Capacitor on Internal Voltage Regulator (VCAP).....	18
Clock Switching	134
Enabling.....	134
Sequence	134
Code Examples	
Port Write/Read	147
PWRSV Instruction Syntax	137
Code Protection	251
Configuration Bits	251
Description.....	254
Configuring Analog Port Pins.....	147
Constant Current Source	
Description.....	249
Features	249
CPU	
Barrel Shifter.....	35
Control Registers.....	28
Data Addressing Overview	25
DSP Engine Overview	25
MCU Special Features	26
Special Features.....	251
CPU Clocking System	124
PLL Configuration.....	125
Selection.....	124
Sources	124
Customer Change Notification Service.....	346
Customer Notification Service	346
Customer Support.....	346

D

DAC	244
Buffer Gain	244
Output Range	245
Data Accumulators and Adder/Subtractor	33
Data Space Write Saturation	35
Overflow and Saturation	33
Round Logic	34
Write Back	34
Data Address Space.....	39
Alignment.....	39
Memory Map for Devices with 1 Kbyte of RAM	41
Memory Map for Devices with 256 Bytes of RAM	40
Near Data Space	39
Software Stack	66
Width	39
X and Y Data	42
DC and AC Characteristics	
Graphs and Tables	315
DC Characteristics	
Doze Current (IDOZE).....	277
I/O Pin Input Specifications	278
I/O Pin Output Specifications.....	280
Idle Current (IDLE).....	275
Operating Current (IDD)	274
Operating MIPS vs. Voltage	272
Power-Down Current (IPD).....	276
Program Memory.....	281
Temperature and Voltage Specifications.....	273