



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XF

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6КВ (2К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs202a-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.7 Interfacing Program and Data Memory Spaces

The device architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the device architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

4.7.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-41 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	cess Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0	PC<22:1> 0				
(Code Execution)		0xx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxx xx			XX XXXX XXXX		
	Configuration	TBLPAG<7:0>		Data EA<15:0>			
		1xxx xxxx xxxx xxxx			xxx xxxx xxxx		
Program Space Visibility	User	0	D PSVPAG<7:0> Data EA<14:0		:0>(1)		
(Block Remap/Read)		0	XXXX XXXX		XXX XXXX XXXX XXXX		

TABLE 4-41: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

Flash Memory Control Registers 5.5

R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾			—	_	—
bit 15							bit 8
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	ERASE ⁽¹⁾	—	_		NVMOF	><3:0> ^(1,2)	
bit 7							bit 0
Legend:		SO = Settat	ole Only bit				
R = Readable	e bit	W = Writabl	e bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	WR: Write Cont 1 = Initiates a F cleared by I 0 = Program or	rol bit ⁽¹⁾ Flash memor hardware onc	y program or e operation is tion is comple	erase operati complete. Th	on. The operati is bit can only b e	ion is self-timed e set (not cleare	and the bit is d) in software.
bit 14	WREN: Write F	nable bit(1)			0		
	1 = Enables Fla	ash program/	erase operatio	ons			
	0 = Inhibits Fla	sh program/e	rase operatio	ns			
bit 13	WRERR: Write	Sequence Er	ror Flag bit ⁽¹⁾				
	1 = An improp automatica 0 = The progra	er program Ily on any set m or erase oj	or erase sec attempt of th peration comp	quence attem e WR bit) pleted normall	pt or terminati y	on has occurre	ed (bit is set
bit 12-7	Unimplemente	d: Read as 'd)'				
bit 6	ERASE: Erase/	Program Ena	ıble bit ⁽¹⁾				
	1 = Performs th 0 = Performs th	ne erase oper ne program o	ation specifie	d by NVMOP· ified by NVM0	<3:0> on the ne 0P<3:0> on the	ext WR comman next WR comm	d land
bit 5-4	Unimplemente	d: Read as '()'				
bit 3-0	Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation						
Note 1: Th	1101 = No oper 0011 = Memory 0010 = No oper 0001 = Reserve 0000 = Reserve	ration / word progra ration ed ed pe reset on a	m operation Power-on Re	set (POR).			
	ces she suit only t						

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
bit 15	1			1			bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN				
bit 15		rrunt Nooting F)iaabla bit								
DIL 15	1 = Interrupt r	nesting is disat									
	0 = Interrupt r	nesting is enab	led								
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit							
	1 = Trap was	caused by ove	rflow of Accur	nulator A							
	0 = Trap was	not caused by	overflow of A	ccumulator A							
bit 13	OVBERR: Ac	cumulator B O	verflow Trap F	lag bit							
	1 = 1rap was $0 = T$ rap was	caused by ove	overflow of Accur	nulator B							
bit 12	COVAERR: A	Accumulator A	Catastrophic (Overflow Trap F	lag bit						
	1 = Trap was	1 = Trap was caused by catastrophic overflow of Accumulator A									
	0 = Trap was	not caused by	catastrophic c	overflow of Acc	umulator A						
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit										
	1 = Trap was	caused by cat	astrophic over	flow of Accumu	lator B						
bit 10		mulator A Ove		blo bit							
bit TO	1 = Trap over	umulator A Overflow Trap Enable bit									
	0 = Trap is dis	sabled									
bit 9	OVBTE: Accu	umulator B Ove	erflow Trap En	able bit							
	1 = Trap overflow of Accumulator B										
	0 = Irap is dis	sabled		1. 1.9							
DIT 8	1 = Trap on o	astrophic Over	low Trap Enac	DIE DIE mulator A or B	is onabled						
	 1 = Trap on catastrophic overnow of Accumulator A or B is enabled 0 = Trap is disabled 										
bit 7	SFTACERR:	Shift Accumula	ator Error Statu	us bit							
	1 = Math erro	r trap was cau	sed by an inva	ilid accumulato	r shift						
	0 = Math erro	r trap was not	caused by an	invalid accumu	lator shift						
bit 6	DIVOERR: Di	vide-by-Zero E	rror Trap Statu	is bit							
	1 = Math erro	or trap was cau or trap was not	sed by a divide caused by a d	e-by-zero ivide-by-zero							
bit 5	Unimplemen	ted: Read as '	0'								
bit 4	MATHERR: N	Aath Error Trac	Status bit								
	1 = Math erro	r trap has occu	ırred								
	0 = Math erro	or trap has not o	occurred								
bit 3	ADDRERR: A	Address Error 7	rap Status bit								
	1 = Address e 0 = Address e	error trap has c error trap has r	ccurred ot occurred								

INTCOMA, INTERDURT CONTROL DECISTER A

REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3									
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
—	_	—	_		—	PSEMIE	_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—	—		_	—	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIE: PWM Special Event Match Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 8-0	Unimplemented: Read as '0'

REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	U1EIE ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIE: UART1 Error Interrupt Enable bit ⁽¹⁾
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER	7-23: IPC4	4: INTERRUPT	PRIORITY	CONTROL R	EGISTER 4		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		CNIP<2:0>				AC1IP<2:0>(1)	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, re	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplem	ented: Read as '	D'				
bit 14-12	CNIP<2:0>	Change Notifica	ation Interrup	t Priority bits			
	⊥⊥⊥ = Inter •	rupt is Priority 7 (nignest prior	ity interrupt)			
	•						
	•						
	001 = Inter 000 = Inter	rupt is Priority 1 rupt source is dis	abled				
bit 11	Unimplem	ented: Read as '	0'				
bit 10-8	AC1IP<2:0	>: Analog Compa	arator 1 Inter	rupt Priority bits	₃ (1)		
	111 = Inter	rupt is Priority 7 (highest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
	000 = Inter	rupt source is dis	abled				
bit 7	Unimplem	ented: Read as '	0'				
bit 6-4	MI2C1IP<2	2:0>: I2C1 Master	Events Inter	rrupt Priority bits	S		
	111 = Inter	rupt is Priority 7 (highest prior	ity interrupt)			
	•						
	•						
	001 = Inter 000 = Inter	rupt is Priority 1 rupt source is dis	abled				
bit 3	Unimplem	ented: Read as '	0'				
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave E	Events Interru	upt Priority bits			
	111 = Inter	rupt is Priority 7 (highest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is Priority 1					
	000 = Inte r	rupt source is dis	abled				

Note 1: These bits are not implemented in dsPIC33FJ06GS101A/102A devices.

8.5 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.5.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.5.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSC<2:0> bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bit values are transferred to the COSC<2:0> status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

REGISTER 9	9-6: PMD	7: PERIPHER	AL MODULE		ONTROL RE	GISTER 7	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—	—		—	CMP2MD ⁽¹⁾	CMP1MD ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7			•				bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			own	

bit 15-10	Unimplemented: Read as '0'
bit 9	CMP2MD: Analog Comparator 2 Module Disable bit ⁽¹⁾ 1 = Analog Comparator 2 module is disabled 0 = Analog Comparator 2 module is enabled
bit 8	CMP1MD: Analog Comparator 1 Module Disable bit ⁽¹⁾
	1 = Analog Comparator 1 module is disabled0 = Analog Comparator 1 module is enabled
bit 7-0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

13.0 INPUT CAPTURE

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the IC1 pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at IC1 pin
 - Capture timer value on every rising edge of input at IC1 pin
- Capture timer value on every edge (rising and falling)
- · Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at IC1 pin
 - Capture timer value on every 16th rising edge of input at IC1 pin

The input capture module uses the Timer2 module as its timer; however, it can use either an internal or external clock.

Other operational features include:

- · Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- · Use of input capture to provide additional sources of external interrupts



FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SPHASE	x<15:8> ^(1,2)				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SPHASE	Ex<7:0> ^(1,2)				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset for PWMxL Output Pin bits^(1,2) (used in Independent PWM mode only)

- **Note 1:** If the ITB (PWMCONx<9>) bit = 0, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
 - True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only.
 - **2:** If the ITB (PWMCONx<9>) bit = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
 - True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only.

REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMODE is Enabled bits ⁽²⁾
	IFLTMOD (FCLCONx<15>) = 0, Normal Fault mode:
	If current-limit is active, then CLDAT<1> provides the state for PWMxH.
	If current-limit is active, then CLDAT<0> provides the state for PWMxL.
	IFLTMOD (FCLCONx<15>) = 1, Independent Fault mode:
	CLDAT<1:0> is ignored.
bit 1	SWAP<1:0>: SWAP PWMxH and PWMxL pins
	 1 = PWMxH output signal is connected to PWMxL pin and PWMxL signal is connected to PWMxH pins 0 = PWMxH and PWMxL pins are mapped to their respective pins

bit 0 **OSYNC:** Output Override Synchronization bit

- 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
- 0 = Output overrides via the OVRDAT<1:0> bits occur on next CPU clock boundary
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - **2:** State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

19.0 HIGH-SPEED 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "High-Speed 10-Bit ADC" (DS70321) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 family of devices provides high-speed successive approximation, Analog-to-Digital conversions to support applications such as AC-to-DC and DC-to-DC Power Converters.

19.1 Features Overview

The ADC module comprises the following features:

- 10-bit resolution
- Unipolar inputs
- One Successive Approximation Register (SAR)
- · Up to eight external input channels
- · Up to two internal analog inputs
- Dedicated result register for each analog input
- ±1 LSB accuracy at 3.3V
- Single supply operation
- 2 Msps conversion rate at 3.3V
- Low-power CMOS technology

19.2 Module Description

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC Power Supplies
- DC/DC Converters
- Power Factor Correction (PFC)

This ADC works with the high-speed PWM module in power control applications that require high-frequency control loops. This small conversion delay reduces the "phase lag" between measurement and control system response. Up to three inputs may be sampled at a time (two inputs from the dedicated Sample-and-Hold circuits and one from the shared Sample-and-Hold circuit). If multiple inputs request conversion, the ADC will convert them in a sequential manner, starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1, AN0), (AN3, AN2),..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

The user application typically requires synchronization between analog data sampling and PWM output to the application circuit. The very high-speed operation of this ADC module allows "data on demand".

In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP-based application:

- Result alignment options
- · Automated sampling
- External conversion start control
- Two internal inputs to monitor INTREF and EXTREF input signals (not available in dsPIC33FJ06GS101A/102A devices)

Block diagrams of the ADC module are shown in Figure 19-1 through Figure 19-5.

19.3 Module Functionality

The high-speed, 10-bit ADC module is designed to support power conversion applications when used with the high-speed PWM module. The ADC has one SAR and only one conversion can be processed at a time, yielding a conversion rate of 2 Msps or the equivalent of one 10-bit conversion, in half a microsecond ($0.5 \ \mu s$).

The ADC module supports up to eight external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN12 and AN13, are connected to the EXTREF and INTREF voltages, respectively.

Note: The dsPIC33FJ06GS101A/102A devices do not have the internal connection to EXTREF.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).

REGISTER 19	9-7: ADCPC	3: ADC CON	VERI PAIR	CONTROL	REGISTER 3	j(-)			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	_		_	—			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN6	PEND6	SWTRG6		٦	rrgsrc6<4:)>			
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-8	Unimplement	ted: Read as '0	,						
bit 7	IRQEN6: Interrupt Request Enable 6 bit								
	1 = Enable IR	Q generation w	hen requested	d conversion of	f channels AN	13 and AN12 is	s completed		

ADADAA ADA AANNEDT DAID AANTDAL DEGIATED A(1)

	0 = IRQ is not generated
bit 6	PEND6: Pending Conversion Status 6 bit 1 = Conversion of channels AN13 and AN 12 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	 1 = Starts conversion of AN13 (INTREF) and AN12 (EXTREF) if selected by TRGSRC bits⁽²⁾ This bit is automatically cleared by hardware when the PEND6 bit is set. 0 = Conversion has not started

Note 1: If other conversions are in progress, conversion will be performed when the conversion resources are available.

2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

21.3 Current Source Control Register

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ISRCEN			—			OUTSEL<2:0>	
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—			ISRCC	AL<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 14-11 bit 10-8	0 = Current s Unimplemer OUTSEL<2:0 111 = Resen 110 = Resen 101 = Resen 100 = Select 011 = Select 010 = Select 000 = No out	ource is disable nted: Read as '(D>: Output Curre ved ved input pin, ISRC input pin, ISRC input pin, ISRC toput pin, ISRC toput pin, ISRC	ea ,' ent Select bit 4 (AN4) 3 (AN4) 2 (AN6) 1 (AN7)	S			
bit 7-6	Unimplemer	nted: Read as '0)'				
bit 5-0	ISRCCAL<5	:0>: Current Sou	urce Calibrati	ion bits			
	The calibration Constant Cur for more infor	on value must be rrent Source Ca rmation.	e copied from libration Regi	n Flash address ister (Register 2	s, 0x800840, ir 22-1) in Sectic	nto these bits. Ref on 22.0 "Special	fer to the Features"

REGISTER 21-1: ISRCCON: CONSTANT CURRENT SOURCE CONTROL REGISTER⁽¹⁾

Note 1: This register is available in the dsPIC33FJ09GS302 device only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD Acc		Add Accumulators	1	1	OA,OB,SA,SB
		ADD f		f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT, Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT, Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ, Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB, Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV, Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z. Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
-		BSW.7	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Togale f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW

DC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins excep <u>t VDD,</u> Vss, AVDD, AVss, MCLR, VCAP and RB5
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB5 and digital 5V tolerant designated pins
DI60c	ΣIICT	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the list of 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3); characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V; characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit; characterized but not tested.

AC CHA	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$									
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions					
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾										
F20a	FRC	-2	—	+2	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V				
F20b	FRC	-5	_	+5	%	$-40^\circ C \le T_A \le +125^\circ C$	VDD = 3.0-3.6V				

TABLE 25-19: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 25-20: INTERNAL LPRC ACCURACY

AC CHA	ARACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21a	LPRC	-20	—	+20	%	$-40^\circ C \le TA \le +85^\circ C$	VDD = 3.0-3.6V		
F21b	LPRC	-70		+70	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V		

Note 1: The change of LPRC frequency as VDD changes.

TABLE 25-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	—	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	-	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—		ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



DS75018C-page 316

© 2011-2012 Microchip Technology Inc

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

Revision C (August 2012)

This revision includes minor typographical updates and content corrections. Major changes include new figures in Section 26.0 "DC and AC Device Characteristics Graphs", updated values in Table 25-39 in Section 25.0 "Electrical Characteristics" and updated package drawings in Section 27.0 "Packaging Information".