

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs202a-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ06GS001/101A/ 102A/202A and dsPIC33FJ09GS302 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, regardless if ADC module is not used
- (see Section 2.2 "Decoupling Capacitors")
   VCAP
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP<sup>™</sup> Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible; for example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

REGISTER 3	2. 0010	ON: CORE (		EGISTER			
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT <sup>(1)</sup>		DL<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit
Legend:		C = Clearable	e bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clea	red	'x = Bit is unk	nown	U = Unimpler	mented bit, read	d as '0'	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	US: DSP Mult	tiply Unsigned	Signed Contro	ol bit			
		ne multiplies a ne multiplies a					
bit 11	0		ation Control bi	it(1)			
	1 = Terminate		loop at end of		eration		
	0 = No effect	1		1.			
bit 10-8			Level Status bi	IS			
	111 = 7 DO lo	ops active					
	•						
	• 001 = 1 DO lo	on active					
	000 = 0 DO lo						
bit 7	SATA: ACCA	Saturation En	able bit				
		tor A saturatio					
bit 6		tor A saturatio Saturation En					
		tor B saturation					
		tor B saturatio					
bit 5		-	from DSP Eng		Enable bit		
			tion is enabled tion is disablec				
bit 4			ration Mode S				
	1 <b>= 9.31 satu</b> r	ation (super s	aturation)				
		ration (normal	-	·· (2)			
bit 3			Level Status b				
			evel is greater evel is 7 or less				
bit 2	PSV: Program	n Space Visibil	ity in Data Spa	ice Enable bit			
			e in data space				
hit 1	•	•	sible in data sp	bace			
bit 1		ng Mode Seleo	ounding is enal	hled			
			rounding is ena				
bit 0			tiplier Mode Se				
			or DSP multiply d for DSP mult				

### REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.




TABLE 4-8:	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ09GS302 DEVICES ONLY
------------	---

|              |  |   |  | -  |  
   |  | -  
   
  | N USI I   | 0001 000   
   |  |  |  |  
   |  |   |   |  
  |
|--------------|--|---|--|--
--
--|--
--
---|---
--
--	--	--	--
---			
SFR Addr.	Bit 15	Bit 14	Bit 13
   | Bit 10   | Bit 9  
   
  | Bit 8   | Bit 7  
   | Bit 6  | Bit 5  | Bit 4  | Bit 3  
   | Bit 2  | Bit 1   | Bit 0   | All<br>Resets  
  |
| 0080         | NSTDIS   | OVAERR  | OVBERR   | COVAERR  | COVBERR  
   | OVATE  | OVBTE  
   
  | COVTE   | SFTACERR   
   | DIV0ERR  | _  | MATHERR  | ADDRERR  
   | STKERR   | OSCFAIL   | -   | 0000   
  |
| 0082         | ALTIVT   | DISI  | _  | —  | _  
   | —  | —  
   
  | _   | —  
   | _  | _  | _  | _  
   | INT2EP   | INT1EP  | INT0EP  | 0000   
  |
| 0084         | _  | _   | ADIF   | U1TXIF   | U1RXIF   
   | SPI1IF   | SPI1EIF  
   
  | _   | T2IF   
   | _  | _  | _  | T1IF   
   | OC1IF  | IC1IF   | INTOIF  | 0000   
  |
| 0086         | _  | _   | INT2IF   | _  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | INT1IF   | CNIF   
   | AC1IF  | MI2C1IF   | SI2C1IF   | 0000   
  |
| 008A         | _  | _   | _  | _  | _  
   | _  | PSEMIF   
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | _   | _   | 0000   
  |
| 008C         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | U1EIF   | _   | 0000   
  |
| 008E         | PWM2IF   | PWM1IF  | _  | _  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | _   | JTAGIF  | 0000   
  |
| 0090         | ADCP1IF  | ADCP0IF   | _  | _  | _  
   | _  | _  
   
  | _   | AC2IF  
   | _  | _  | _  | _  
   | _  | PWM4IF  | _   | 0000   
  |
| 0092         | _  | _   | _  |  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | ADCP6IF  | —  
   | _  | ADCP3IF   | ADCP2IF   | 0000   
  |
| 0094         | _  | _   | ADIE   | U1TXIE   | U1RXIE   
   | SPI1IE   | SPI1EIE  
   
  | _   | T2IE   
   | _  | _  | _  | T1IE   
   | OC1IE  | IC1IE   | INT0IE  | 0000   
  |
| 0096         | _  | _   | INT2IE   |  | _  
   | _  | —  
   
  | _   | —  
   | _  | _  | INT1IE   | CNIE   
   | AC1IE  | MI2C1IE   | SI2C1IE   | 0000   
  |
| 009A         | _  | _   |  |  | _  
   | _  | PSEMIE   
   
  | _   | _  
   | _  | _  | —  | _  
   | —  | _   | _   | 0000   
  |
| 009C         | _  | _   | _  |  | _  
   | _  | —  
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | U1EIE   | _   | 0000   
  |
| 009E         | PWM2IE   | PWM1IE  | _  |  | _  
   | _  | —  
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | _   | JTAGIE  | 0000   
  |
| 00A0         | ADCP1IE  | ADCP0IE   | _  |  | _  
   | _  | —  
   
  | _   | AC2IE  
   | _  | _  | _  | _  
   | _  | PWM4IE  | _   | 0000   
  |
| 00A2         | _  | _   | _  |  | _  
   | _  | —  
   
  | _   | —  
   | _  | _  | ADCP6IE  | _  
   | _  | ADCP3IE   | ADCP2IE   | 0000   
  |
| 00A4         | _  |   | T1IP<2:0>  |  | _  
   | C  | 0C1IP<2:0  
   
  | >   | _  
   |  | IC1IP<2:0>   |  | _  
   |  | INT0IP<2:0>   |   | 4444   
  |
| 00A6         | _  |   | T2IP<2:0>  |  | _  
   | _  | —  
   
  | —   | _  
   | _  | —  | —  |  
   | —  | —   | —   | 4000   
  |
| 00A8         | _  | l   | U1RXIP<2:0   | >  | _  
   | S  | PI1IP<2:0  
   
  | >   | _  
   | 5  | SPI1EIP<2:0  | )>   | _  
   | _  | _   | _   | 4440   
  |
| 00AA         | _  | _   | —  | —  |  
   |  | —  
   
  |   |  
   |  | ADIP<2:0>  |  | _  
   | ι  | J1TXIP<2:0>   |   | 0044   
  |
| 00AC         | _  |   | CNIP<2:0>  |  | _  
   | A  | C1IP<2:0   
   
  | >   | _  
   | Ν  | /II2C1IP<2:0   | )>   | _  
   | 5  | SI2C1IP<2:0>  | •   | 4444   
  |
| 00AE         | _  | _   | _  | _  | _  
   | _  |  
   
  | _   | _  
   | _  | _  | _  | _  
   |  | INT1IP<2:0>   |   | 0004   
  |
| 00B2         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   |  | INT2IP<2:0   | >  | _  
   | _  | _   | _   | 0040   
  |
| 00C0         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   | F  | PSEMIP<2:0   | )>   | _  
   | _  | _   | _   | 0040   
  |
| 00C4         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   |  | U1EIP<2:0  | >  | _  
   | _  | _   | _   | 0040   
  |
| 00CC         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | _  | _  
   |  | JTAGIP<2:0>   |   | 0004   
  |
| 00D2         | _  | F   | PWM2IP<2:0   | )>   | _  
   | P٧   | VM1IP<2:   
   
  | 0>  | _  
   |  | _  | _  | _  
   | _  | _   | _   | 4400   
  |
| 00D4         | _  | _   | _  | _  | _  
   | _  |  
   
  | _   | _  
   | F  | PWM4IP<2:0   | )>   | _  
   | _  | _   | _   | 0040   
  |
| 00D6         | _  |   | AC2IP<2:0  | >  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | _  | _  
   | _  | _   | _   | 4000   
  |
| 00DA         | _  | А   | DCP1IP<2:  | 0>   | _  
   | AD   | CP0IP<2:   
   
  | 0>  |  
   |  | _  |  | _  
   | _  | _   | _   | 4400   
  |
| 00DC         | _  | _   | _  | _  | _  
   | _  |  
   
  | _   | _  
   | A  | DCP3IP<2:  | 0>   | _  
   | A  | DCP2IP<2:0  | >   | 0044   
  |
| 00DE         | _  | _   | _  | _  | _  
   | _  | _  
   
  | _   | _  
   | _  | _  | _  | _  
   | A  | DCP6IP<2:0  | >   | 0004   
  |
| 00E0         | _  | _   | _  | _  |  
   | ILR<3  | :0>  
   
  |   | _  
   |  |  | ـــــــــــــــــــــــــــــــــــــ  | /ECNUM<6:0   
   | >  | -   |   | 0000   
  |
|              | Addr.           00080           00080           00080           00080           0082           0084           0086           0088           0088           0088           0080           0080           0080           0080           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           0090           00040           00040           00040           00040           00040           00104           00104           00104           00104           00104           00104           00104           00104 | Addr.         Bit 15           0080         NSTDIS           0082         ALTIVT           0084 | Addr.         Bit 15         Bit 14           0080         NSTDIS         OVAERR           0082         ALTIVT         DISI           0084             0086             0086             0086             0086             0086             0086             0086             0086         PWM2IF         PWM11F           0090         ADCP11F         ADCP0IF           0092             0094             0095         PWM2IF         PWM11E           0096             0097             0098         PWM2IF         PWM11E           0040         ADCP11E         ADCP01E           0044             0045             0046             0047 | Addr.         Bit 15         Bit 14         Bit 13           0080         NSTDIS         OVAERR         OVBERR           0082         ALTIVT         DISI         —           0084         —         —         ADIF           0084         —         —         ADIF           0086         —         —         ADIF           0086         —         —         ADIF           0086         —         —         —           0086         —         —         —           0086         —         —         —           0086         —         —         —           0086         PWM2IF         PWM1IF         —           0090         ADCP1IF         ADCP0IF         —           0091         —         —         —           0092         —         —         —           0092         —         —         —           0093         —         —         —           0094         —         —         —           0094         —         —         —           0092         —         —         — | Addr.         Bit 15         Bit 14         Bit 13         Bit 12           0080         NSTDIS         OVAERR         OVBERR         COVAERR           0082         ALTIVT         DISI         —         —           0084         —         —         ADIF         U1TXIF           0086         —         —         INT2IF         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         —         —         —           0086         —         —         —         —           0086         PWM2IF         PWM1IF         —         —           0090         ADCP1IF         ADCP0IF         —         —           0091         —         —         —         —           0092         —         —         —         —           0094         —         —         —         —           0095         PWM2IE         PWM1IE         —         —           0040         ADCP1IE         ADCP1E </td <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVAERR         COVBERR           0084         —         —         ADIF         U1TXIF         U1RXIF           0086         —         —         MDIF         U1TXIF         U1RXIF           0086         —         —         —         —         —           0086         —         —         —         —         —           0086         —         —         —         —         —           0086         —         —         —         —         —           0080         ADCP1IF         ADCP0IF         —         —         —           0091         ADCP1IF         ADCP0IF         —         —         —           0092         —         —         ADIE         U1TXIE         U1RXIE           0094         —         —         ADIE         U1TXIE         U1RXIE           0094         —         —         —         —         —           0095         PWM2IE         PWM1IE         —         —</td> <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAERR         OVATE           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1IF           0086         —         —         MDIF         U1TXIF         U1RXIF         SPI11F           0086         —         —         —         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         PWM2IF         PWM1IF         —         —         —         —         —         —         —         …         <t< td=""><td>Addr.         Bit 13         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVBERR         OV         Image: Covae Address add</td><td>Addr.         Bit 13         Bit 13         Bit 12         Bit 11         Bit 10         Bit 30         Bit 30           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         OVATE         COVTE           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0086         —         —         MIT         —         —         —         —         —         …<td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 12         Bit 14         Bit 12         Could state           00080         NSTDIS         OVAERR         OVBERR         COVBERR         COVBERR         COVBERR         OVAER         SPI11F         SPI11F</td><td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAE         OVBE         COUT         SFTACERR         DIVOERR           0084          IDISI           IDISI         I</td><td>Addr.         Bit 7s         Bit 7s&lt;</td><td>Addr.         Bit 7         <t< td=""><td>bit is         bit is</td><td>bit         bit         bit&lt;         bit&lt;         bit&lt;         bi</td><td>Math.         Bit 79         Bit 79</td><td>Math.         Bit N         &lt;</td></t<></td></td></t<></td> | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVAERR         COVBERR           0084         —         —         ADIF         U1TXIF         U1RXIF           0086         —         —         MDIF         U1TXIF         U1RXIF           0086         —         —         —         —         —           0086         —         —         —         —         —           0086         —         —         —         —         —           0086         —         —         —         —         —           0080         ADCP1IF         ADCP0IF         —         —         —           0091         ADCP1IF         ADCP0IF         —         —         —           0092         —         —         ADIE         U1TXIE         U1RXIE           0094         —         —         ADIE         U1TXIE         U1RXIE           0094         —         —         —         —         —           0095         PWM2IE         PWM1IE         —         — | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAERR         OVATE           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1IF           0086         —         —         MDIF         U1TXIF         U1RXIF         SPI11F           0086         —         —         —         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         —         —         —         —         —         —         —         —           0086         PWM2IF         PWM1IF         —         —         —         —         —         —         —         … <t< td=""><td>Addr.         Bit 13         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVBERR         OV         Image: Covae Address add</td><td>Addr.         Bit 13         Bit 13         Bit 12         Bit 11         Bit 10         Bit 30         Bit 30           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         OVATE         COVTE           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0086         —         —         MIT         —         —         —         —         —         …<td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 12         Bit 14         Bit 12         Could state           00080         NSTDIS         OVAERR         OVBERR         COVBERR         COVBERR         COVBERR         OVAER         SPI11F         SPI11F</td><td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAE         OVBE         COUT         SFTACERR         DIVOERR           0084          IDISI           IDISI         I</td><td>Addr.         Bit 7s         Bit 7s&lt;</td><td>Addr.         Bit 7         <t< td=""><td>bit is         bit is</td><td>bit         bit         bit&lt;         bit&lt;         bit&lt;         bi</td><td>Math.         Bit 79         Bit 79</td><td>Math.         Bit N         &lt;</td></t<></td></td></t<> | Addr.         Bit 13         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVBERR         OV         Image: Covae Address add | Addr.         Bit 13         Bit 13         Bit 12         Bit 11         Bit 10         Bit 30         Bit 30           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         OVATE         OVATE         COVTE           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0084         —         —         ADIF         U1TXIF         U1RXIF         SPI1F         SPI1EF         —           0086         —         —         MIT         —         —         —         —         —         … <td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 12         Bit 14         Bit 12         Could state           00080         NSTDIS         OVAERR         OVBERR         COVBERR         COVBERR         COVBERR         OVAER         SPI11F         SPI11F</td> <td>Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAE         OVBE         COUT         SFTACERR         DIVOERR           0084          IDISI           IDISI         I</td> <td>Addr.         Bit 7s         Bit 7s&lt;</td> <td>Addr.         Bit 7         <t< td=""><td>bit is         bit is</td><td>bit         bit         bit&lt;         bit&lt;         bit&lt;         bi</td><td>Math.         Bit 79         Bit 79</td><td>Math.         Bit N         &lt;</td></t<></td> | Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 12         Bit 14         Bit 12         Could state           00080         NSTDIS         OVAERR         OVBERR         COVBERR         COVBERR         COVBERR         OVAER         SPI11F         SPI11F | Addr.         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 9         Bit 7         Bit 7         Bit 7           0080         NSTDIS         OVAERR         OVBERR         COVAERR         COVBERR         COVBERR         OVAE         OVBE         COUT         SFTACERR         DIVOERR           0084          IDISI           IDISI         I | Addr.         Bit 7s         Bit 7s< | Addr.         Bit 7         Bit 7 <t< td=""><td>bit is         bit is</td><td>bit         bit         bit&lt;         bit&lt;         bit&lt;         bi</td><td>Math.         Bit 79         Bit 79</td><td>Math.         Bit N         &lt;</td></t<> | bit is         bit is | bit         bit<         bit<         bit<         bi | Math.         Bit 79         Bit 79 | Math.         Bit N         < |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-19: CONSTANT CURRENT SOURCE REGISTER MAP

File Na	me AD	R	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ISRCCO	ON 050	00	ISRCEN	_		—	_	OUTSEL<2:0>		—		ISRCCAL<5:0>						0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-20: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON		ADSIDL	SLOWCLK		GSWTRG		FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	A	DCS<2:0	>	0003
ADPCFG	0302	-	_	_	_	_	_	_	_	PCFG7	PCFG6	_	—	— PCFG3 PCFG2 PCFG1 PCFG0			0000	
ADSTAT	0306	_	_	_	_	_	_	_	_	_	P6RDY	_	—	P3RDY	_	P1RDY	PORDY	0000
ADBASE	0308							А	DBASE<	15:1>							_	0000
ADCPC0	030A	IRQEN1	N1         PEND1         SWTRG1         TRGSRC1<4:0>         IRQEN0         PEND0         SWTRG0         TRGSRC0<4:0>         00									0000						
ADCPC1	030C	IRQEN3	PEND3	SWTRG3		TRO	SRC3<4:0>			_	_	_						0000
ADCPC3	0310	-	_	_	_	_	_	_	_	IRQEN6	PEND6	SWTRG6		TRGS	RC6<4:0>			0000
ADCBUF0	0320								ADC Da	ata Buffer 0								XXXX
ADCBUF1	0322								ADC Da	ata Buffer 1								XXXX
ADCBUF2	0324								ADC Da	ata Buffer 2								XXXX
ADCBUF3	0326								ADC Da	ata Buffer 3								XXXX
ADCBUF6	032C								ADC Da	ata Buffer 6								XXXX
ADCBUF7	032E								ADC Da	ata Buffer 7								XXXX
ADCBUF12	0338								ADC Da	ita Buffer 12	2							XXXX
ADCBUF13	033A		ADC Data Buffer 13 xxx										XXXX					

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-34: PMD REGISTER MAP FOR dsPIC33FJ06GS001

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	_	_	T2MD	T1MD	_	PWMMD	-	I2C1MD	_	—	—		_		ADCMD	0000
PMD3	0774	_	_	_	_	_	CMPMD	_	_	_	_	_	_	_	_	_	_	0000
PMD4	0776	_	_	_		—	_			_		—	—	REFOMD	_	_	_	0000
PMD6	077A	_	_	_		PWM4MD	_		PWM1MD	_		—	—		_	_	_	0000
PMD7	077C	_	_	_		—	_	CMPMD2	CMPMD1	_	_	_	—		_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-35: PMD REGISTER MAP FOR dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770		—		T2MD	T1MD	_	PWMMD	-	I2C1MD		U1MD	_	SPI1MD	_	_	ADCMD	0000
PMD2	0772	_	_	_		_	_		_			—	_		_		OC1MD	0000
PMD4	0776	_	_	_	_	_	_	_	_	_	_		_	REFOMD	_	_	_	0000
PMD6	077A	—	_	-		PWM4MD	_	-	PWM1MD			_	—		_			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-36: PMD REGISTER MAP FOR dsPIC33FJ06GS102A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770			_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	_	SPI1MD	_	_	ADCMD	0000
PMD2	0772	_	_	_	_	_	_	_	_	_		_	_	_	_	_	OC1MD	0000
PMD4	0776	_	_	_	_	_	_	_	_	_		_	_	REFOMD	_	_	_	0000
PMD6	077A	_	_	_	_	_	_	PWM2MD	PWM1MD	_	_	—	_	_	_	—	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 4.5.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- Upper boundary addresses for incrementing buffers
- · Lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

### 4.6 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

# 4.6.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- · BREN bit is set in the XBREV register
- Addressing mode used is Register Indirect with Pre-increment or Post-increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.


XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. If an application attempts to do
	so, Bit-Reversed Addressing will assume
	priority when active for the X WAGU and X
	WAGU; Modulo Addressing will be dis-
	abled. However, Modulo Addressing will
	continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.



#### FIGURE 4-8: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

- alignment of data in the program and data spaces.
  - 2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

<b>REGISTER 7</b>	-4: INTCO	N2: INTERR		ROL REGIST	ER 2							
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0					
ALTIVT	DISI	—	_		—		—					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
			_		INT2EP	INT1EP	INT0EP					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 14	0 = Uses stan DISI: DISI In 1 = DISI inst	rnate vector tab idard (default) v struction Status ruction is active ruction is not a	vector table s bit									
bit 13-3	Unimplemen	ted: Read as '	)'									
bit 2	1 = Interrupt o	rnal Interrupt 2 on negative edg on positive edg	je	Polarity Selec	t bit							
bit 1	1 = Interrupt o	rnal Interrupt 1 on negative edg on positive edg	ge	Polarity Selec	t bit							
bit 0	INTOEP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge											

<b>REGISTER 7-7</b>	7: IFS3:	INTERRUPT I	FLAG STA	TUS REGIST	ER 3		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	_	—	_	—	_	PSEMIF	
bit 15				÷		•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	_	—	_	—	—
bit 7		•				•	bit 0
Legend:							
R = Readable b	it	W = Writable I	bit	U = Unimpler	mented bit, rea	ıd as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIF: PWM Special Event Match Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-0	Unimplemented: Read as '0'

### REGISTER 7-8: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	_	_	—	U1EIF <sup>(1)</sup>	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIF: UART1 Error Interrupt Flag Status bit <sup>(1)</sup>
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

**Note 1:** This bit is not implemented in the dsPIC33FJ06GS001 device.

<b>REGISTER 9</b>	9-2: PMD2	2: PERIPHER		E DISABLE C	ONTROL RE	GISTER 2	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
		—	—	—	—	—	IC1MD <sup>(1)</sup>
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
				_	<u> </u>		OC1MD <sup>(2)</sup>
bit 7				4			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-9	-	ted: Read as '					
bit 8	IC1MD: Input Capture 1 Module Disable bit <sup>(1)</sup>						
		ture 1 module i ture 1 module i					
bit 7-1	Unimplemen	ted: Read as '	o'				


bit 0 OC1MD: Output Compare 1 Module Disable bit<sup>(2)</sup>

1 = Output Compare 1 module is disabled

0 = Output Compare 1 module is enabled

- **Note 1:** This bit is not implemented in dsPIC33FJ06GS001/101A/102A devices.
  - 2: This bit is not implemented in the dsPIC33FJ06GS001 device.






### 20.8 Hysteresis

An additional feature of the module is hysteresis control. Hysteresis can be enabled or disabled and its amplitude can be controlled by the HYSSEL<1:0> bits in the CMPCONx register. Three different values are available: 15 mV, 30 mV and 45 mV. It is also possible to select the edge (rising or falling) to which hysteresis is to be applied.

Hysteresis control prevents the comparator output from continuously changing state because of small perturbations (noise) at the input (see Figure 20-2).

FIGURE 20-2: HYSTERESIS CONTROL



### 20.9 Interaction with I/O Buffers

If the module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

### 20.10 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of (AVDD - 1.5) volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

### 20.11 Analog Comparator Registers

The high-speed analog comparator module is controlled by the following registers:

- CMPCONx: Comparator Control x Register
- CMPDACx: Comparator DAC Control x Register

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	_	—	CMREF	<9:8> <sup>(1)</sup>
bit 15	pit 15				•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CMREF	<sup>=</sup> <7:0> <sup>(1)</sup>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	Unimplemen	ted: Read as '	0'				
bit 9-0	CMREF<9:0>	: Comparator I	Reference Vo	tage Select bit	ts <sup>(1)</sup>		
	1111111111	= (CMREF * I	NTREF/1024)	or (CMREF *	(AVDD/2)/1024)	volts dependir	ng on RANGE
				/1024) if EXTF		·	0
	•						
	•						
	•						
	0000000000	= 0.0 volts					

### REGISTER 20-2: CMPDACx: COMPARATOR DAC CONTROL x REGISTER

**Note 1:** These bits are not implemented in dsPIC33FJ06GS101A/102A devices.

	E 23-2:	INSTRUCTION SET OVERVIEW (CONTINUED)										
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected					
10	BTSC	BTSC f,#bit4 Bit T		Bit Test f, Skip if Clear	1	1 (2 or 3)	None					
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None					
11	BTSS	SS     BTSS     f, #bit4     Bit Test f, Skip if Set		Bit Test f, Skip if Set	1	1 (2 or 3)	None					
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None					
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z					
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С					
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z					
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С					
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z					
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z					
			Ws,#bit4	Bit Test Ws to C, then Set	1	1	С					
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z					
14	CALL	CALL	lit23	Call Subroutine	2	2	None					
		CALL	Wn	Call Indirect Subroutine	1	2	None					
15	CLR	CLR	f	f = 0x0000	1	1	None					
	0210	CLR	WREG	WREG = 0x0000	1	1	None					
		CLR	Ws	Ws = 0x0000	1	1	None					
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB					
16	CLRWDT	CLRWDT	Acc, wa, wau, wy, wyu, Awb	Clear Watchdog Timer	1	1	WDTO,Sleep					
			<u></u>	$f = \overline{f}$								
17	COM	COM	f		1	1	N,Z					
		COM	f,WREG	WREG = f	1	1	N,Z					
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z					
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z					
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z					
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z					
19	CPO	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z					
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z					
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z					
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z					
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z					
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None					
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None					
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None					
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None					
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С					
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z					
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z					
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z					
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z					
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z					
			,				·,,· ·, • ·, L					
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z					

### TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

### 24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

DC CHARACTERISTICS			(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vміn = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current during Programming	—	10	—	mA			
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C <sup>(2)</sup>		
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C <sup>(2)</sup>		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C <sup>(2)</sup>		
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C <sup>(2)</sup>		

### TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = `b011111 (for Minimum), TUN<5:0> = `b100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 25-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

### TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS


Operating	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments		
	CEFC	External Filter Capacitor Value <sup>(1)</sup>	4.7	10		μF	Capacitor must be low series resistance (< 0.5 Ohms)		

**Note 1:** Typical VCAP voltage = 2.5 volts when  $VDD \ge VDDMIN$ .

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP		
15 MHz	Table 25-30	_	_	0,1	0,1	0,1		
9 MHz	_	Table 25-31	—	1	0,1	1		
9 MHz	—	Table 25-32	—	0	0,1	1		
15 MHz	_	—	Table 25-33	1	0	0		
11 MHz	—	—	Table 25-34	1	1	0		
15 MHz	_	—	Table 25-35	0	1	0		
11 MHz	_	—	Table 25-36	0	0	0		

### TABLE 25-29: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY





	20 40. 1	DAC OUTPUT (DAC	,				
DC CH/	ARACTER	ISTICS <sup>(1)</sup>		rature: -	$\begin{array}{l} \text{onditions (unless)} \\ 40^\circ\text{C} \leq \text{TA} \leq +85^\circ \\ -40^\circ\text{C} \leq \text{TA} \leq +128 \end{array}$	C for In	dustrial
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Comments
DA11	Rload	Resistive Output Load Impedance	ЗК	_	—	Ohm	
_	CLOAD	Output Load Capacitance	—	_	35	pF	Including output pin capacitance
DA12	Ιουτ	Output Current Drive Strength	200	300	—	μA	Sink and source
DA13	VRANGE	Output Drive Voltage Range at Current Drive of 200 mA	AVss + 250 mV		AVDD – 900 mV	V	
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 mA	AVss + 5 mV	_	AVDD – 500 mV	V	
DA15	IDD	Current Consumed when Module Is Enabled	_	_	1.3 x юит	μA	Module will always con- sume this current even if no load is connected to the output
DA16	Routon	Output Impedance when Module is Enabled	—	820	—	Ohms	
DA30	VOFFSET	Input Offset Voltage	_	±10	10	mV	

### TABLE 25-43: DAC OUTPUT (DACOUT PIN) DC SPECIFICATIONS

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

### TABLE 25-44: DAC GAIN STAGE TO COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS <sup>(1)</sup>				$\begin{array}{l} \mbox{Standard Operating Conditions} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature: } -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$			
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DA15	IDD	Current Consumed when Module Is Enabled.	_	60	_	μA	Module will always consume this current even if no load is connected to the output
DA32	G	Amplifier Gain		1.0	_	_	
			_	1.8	_	—	
DA33	GBWP	Gain Bandwidth Product		2.0	-	MHz	At 1 pF load capacitance. Measured with sine wave output signal of 1V peak-to-peak with a midpoint value of 1.2V. Voltage excursion from 0.7 to 1.7V.
DA34	SR	Slew Rate	_	5	—	V/µs	Slew rate between 10% and 90% of AVDD
DA07	Ts	Settling Time		200	_	ns	Settling time to 3%

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

NOTES: