



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs202a-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device; typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

A low-ESR (<0.5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0 "Electrical Characteristics"** for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 15 for left shifts.

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR		MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—		ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF		T2IF	—	-	—	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	—		INT2IF			-	—		—	—		INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	-		—			l	PSEMIF		_	_		_	—		—	_	0000
IFS4	008C	—	_	—	_	_	_	—	_	_	—	_	—	—	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	—	-	—	_	—	_	—	—	_	—	—	-	—	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	—	_	_	_	—	_	AC2IF	—	_	—	—	_	—	—	0000
IFS7	0092	—	_	—	_	_	_	—		—	—	_	ADCP6IF	—	_	—	ADCP2IF	0000
IEC0	0094	—	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE		T2IE	—	_	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096		_	INT2IE	_	_		_	_				INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A		_	_	_	_		PSEMIE	_				_	—	_	—		0000
IEC4	009C	—	—	—	—	—	—	—	—	—	—	—	—	—	—	U1EIE	—	0000
IEC5	009E	PWM2IE	PWM1IE	—	_	_	_	—	_	—	—	_	—	—	_	—	JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	—	_	_		—	_	AC2IE	—	_	—	—	_	—	—	0000
IEC7	00A2	—	—	—	—	_	_	—	—	—	—	—	ADCP6IE	—	—	_	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		_		OC1IP<2:0)>	—		IC1IP<2:0>		—		INT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>			—	—	—	_	_	—	—	—		_		4000
IPC2	00A8			U1RXIP<2:0	>			SPI1IP<2:0)>	—	ę	SPI1EIP<2:0)>	—	—			4440
IPC3	00AA		_		—		—	—	—			ADIP<2:0>		—	l	J1TXIP<2:0>	•	0044
IPC4	00AC			CNIP<2:0>	•			AC1IP<2:0	>	—	N	/II2C1IP<2:0)>	—	ŝ	SI2C1IP<2:0>	>	4444
IPC5	00AE			—				_		_	_	—	—	—		INT1IP<2:0>		0004
IPC7	00B2			—				_		_		INT2IP<2:0	>	—		_		0040
IPC14	00C0	—	_	—	_	_		—	_	—	F	PSEMIP<2:0)>	—	—	_	—	0040
IPC16	00C4	—	_	—	_	_		—	_	—		U1EIP<2:0	>	—	—	_	_	0040
IPC20	00CC	—	—	—	—	_	_	—	—	—	—	_	—	—		JTAGIP<2:0>		0004
IPC23	00D2	—	I	PWM2IP<2:0)>	_	P	WM1IP<2:	0>	_	—	_	—	—	_	—	—	4400
IPC25	00D6	—		AC2IP<2:0	>	_	—	—	—	—	—	_	—	—	_	—	—	4000
IPC27	00DA	—	A	ADCP1IP<2:	0>	—	A	DCP0IP<2	:0>	—	—	—	—	—	—	—	—	4400
IPC28	00DC	—	_	—	—	—	_	—	—	—	—	_	—	—	A	DCP2IP<2:0	>	0004
IPC29	00DE	—	_	—	_	—	—	—	—	—	—	—	—	—	A	DCP6IP<2:0	>	0004
INTTREG	00E0	—	—	—	—		ILR<	3:0>		—			١	/ECNUM<6:0)>			0000

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS202A DEVICES ONLY

REGISTER 7	-10: IFS6: I	NTERRUPT	FLAG STAT	US REGISTE	ER 6					
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
ADCP1IF	ADCP0IF	—	_	—	—	—	—			
bit 15							bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
AC2IF ⁽¹⁾		—		_	_	PWM4IF ⁽²⁾				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15 bit 14	 ADCP1IF: ADC Pair 1 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred ADCP0IF: ADC Pair 0 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 13-8	Unimplemen	ted: Read as '	0'							
bit 7	AC2IF: Analog Comparator 2 Interrupt Flag Status bit ⁽¹⁾ 1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 6-2	Unimplemen	ted: Read as '	0'							
bit 1	PWM4IF: PW	/M4 Interrupt F	lag Status bit ⁽²	2)						
	1 = Interrupt r 0 = Interrupt r	request has oc request has no	curred t occurred							
bit 0	Unimplemen	ted: Read as '	0'							

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

2: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

REGISTER 8 -	2: CLKD	V: CLOCK D	IVISOR RE	GISTER ⁽²⁾							
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>					
bit 15							bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLPOS	ST<1:0>	_			PLLPRE<4:0>						
bit 7			•				bit 0				
Legend:			L *1			(O)					
R = Readable	DIT	vv = vvritable	DIT		iented bit, read	as '0'					
-n = Value at P	OR	'1' = Bit is set		"0" = Bit is clea	ared	x = Bit is unkr	IOWN				
bit 15	ROI: Recover	r on Interrupt bi	t								
	1 = Interrupts	s will clear the I	DOZEN bit a	nd the processor	clock/peripher	al clock ratio is	set to 1:1				
	0 = Interrupts	s have no effec	t on the DOZ	EN bit							
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction	Select bits							
	111 = Fcy/12	8									
	110 = FCY/64										
	101 = FCY/32 100 = FCY/16										
	011 = FCY/8 ((default)									
	010 = Fcy/4										
	001 = FCY/2										
	000 = FCY/1		(1)								
bit 11	DOZEN: Doz		bit''								
	1 = DOZE < 2 0 = Processo	:0> field specifi or clock/periphe	es the ratio t ral clock rati	o is forced to 1.1	pneral clocks a	nd the process	OF CIOCKS				
bit 10-8	FRCDIV<2.0	 Internal Fast 	RC Oscillate	or Postscaler hits	2						
	111 = FRC divide-by-256										
	110 = FRC d i	ivide-by-64									
	101 = FRC d i	ivide-by-32									
	100 = FRC d i	ivide-by-16									
	011 = FRC di	ivide-by-8									
	010 = FRC di	ivide-by-4 ivide-by-2									
	000 = FRC di	ivide-by-1 (defa	ault)								
bit 7-6	PLLPOST<1:	:0>: PLL VCO	Jutput Divide	er Select bits (als	so denoted as '	N2', PLL posts	caler)				
	11 = Output/8	3	•	Υ.		<i>,</i> ,	,				
	10 = Reserve	ed									
	01 = Output/4	(default)									
	00 = Output/2	2									
bit 5	Unimplemen	ted: Read as '	0'								
bit 4-0	PLLPRE<4:0	>: PLL Phase	Detector Inpu	ut Divider bits (al	so denoted as	'N1', PLL preso	caler)				
	11111 = Inpu	ıt/33									
	•										
	•										
	•										
	00001 = Inpu	it/3									
	00000 – mpu										

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

REGISTER 8-	-6: REFO	CON: REFER	ENCE OSC	ILLATOR CO	ONTROL REC	SISTER				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ROON	—	ROSSLP	ROSEL		RODIV	/<3:0>(1)				
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—		—	—	—	—	_	—			
bit 7							bit 0			
										
Legend:										
R = Readable	bit	W = Writable	DIt		mented bit, rea					
-n = Value at P	OR	'1' = Bit is set		0^{\prime} = Bit is cle	eared	x = Bit is unkr	iown			
bit 15	ROON: Refer 1 = Reference 0 = Reference	ence Oscillator e oscillator outp e oscillator outp	Output Enab out is enabled out is disabled	ble bit I on REFCLK0 d	pin ⁽²⁾					
bit 14	Unimplemen	ted: Read as ')'							
bit 13	ROSSLP: Re	ference Oscilla	tor Run in Sle	eep bit						
	1 = Reference 0 = Reference	e oscillator outp e oscillator outp	out continues out is disabled	to run in Sleep d in Sleep)					
bit 12	ROSEL: Reference Oscillator Source Select bit									
	1 = Oscillator 0 = System cl	crystal used as lock used as th	s the reference e reference c	e clock lock						
bit 11-8	RODIV<3:0>:	Reference Os	cillator Divide	er bits ⁽¹⁾						
	1111 = Refer 1110 = Refer 1101 = Refer 1000 = Refer 1010 = Refer 1000 = Refer 1000 = Refer 0111 = Refer 0110 = Refer 0101 = Refer 0100 = Refer 0101 = Refer 0011 = Refer 0011 = Refer 0011 = Refer 0011 = Refer	ence clock divi ence clock divi	ded by 32,76 ded by 16,38 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	o 4						
bit 7-0	0001 = Refer	ence clock divi ence clock ted: Read as '(ueu by ∠							

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable; refer to Section 10.6 "Peripheral Pin Select (PPS)" for more information.

REGISTER	8 9-5: PMD6	6: PERIPHER		E DISABLE C	ONTROL RE	GISTER 6						
U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0					
	—	—	—	PWM4MD ⁽¹⁾		PWM2MD ⁽²⁾	PWM1MD					
bit 15		·					bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
					_		—					
bit 7							bit 0					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 15-12	Unimplemen	ted: Read as '	o'									
bit 11	PWM4MD: PWM Generator 4 Module Disable bit ⁽¹⁾											
	1 = PWM Ger	1 = PWM Generator 4 module is disabled										
	0 = PWM Ger	0 = PWM Generator 4 module is enabled										
bit 10	Unimplemen	ted: Read as '	o'									
bit 9	PWM2MD: P	WM Generator	2 Module Disa	able bit ⁽²⁾								
	1 = PWM Ger	nerator 2 modu	le is disabled									
	0 = PWM Generator 2 module is enabled											
bit 8	PWM1MD: P	PWM1MD: PWM Generator 1 Module Disable bit										
	1 = PWM Ger	nerator 1 modu	le is disabled									
	0 = PWM Ger	nerator 1 modu	le is enabled									
bit 7-0	Unimplemen	ted: Read as '	o'									

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 10-22: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP13R<5:0> ⁽¹⁾						
bit 15							bit 8		

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP12F	R<5:0> ⁽¹⁾		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP13R<5:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP12R<5:0>: Peripheral Output Function is Assigned to RP12 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 10-23: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP15R<5:0> ⁽¹⁾						
bit 15							bit 8		

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP14F	R<5:0> ⁽¹⁾		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'

- bit 13-8 **RP15R<5:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP14R<5:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

110/110							
	$\frac{1}{10} HS/HC-0$	HS/HC-0				K/W-0	
	ULSIANU	IKGSIAI	FLIIEN	GLIEN	IKGIEN	118,4	
DIC 15							DIL 8
R/W-	0 R/W-0	11-0	U-0	U-0	R/W-0	R/W-0	R/W-0
1011	DTC<1:0>	_			CAM ^(2,3)	XPRES ⁽⁴⁾	IUE
bit 7	2.0				•••	/	bit 0
Legend:		HC = Hardware	Clearable bit	HS = Hardw	are Settable bi	t	
R = Read	lable bit	W = Writable bit		U = Unimple	mented bit, rea	ad as 'O'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unl	known
bit 15	FLTSTAT: Fa	ult Interrupt Statu	s bit ⁽¹⁾				
	1 = Fault inte	rrupt is pending	a: this hit is clo	arod by sotting			
hit 14	CL STAT: Cur	rrent-l imit Interrur	ig, this bit is clea at Status bit(1)	area by setting			
	1 = Current-li	mit interrupt is pe	ndina				
	0 = No currer	nt-limit interrupt is	pending; this bi	t is cleared by	setting CLIEN	= 0	
bit 13	TRGSTAT: Tr	rigger Interrupt Sta	atus bit				
	1 = Trigger in	terrupt is pending			TROJEN		
h:: 40		r interrupt is pend	ing; this bit is clo	eared by settin	ig TRGIEN = 0		
DIT 12	1 = Fault inte	it interrupt Enable	DIT				
	0 = Fault inte	rrupt is disabled a	ind the FLTSTA	T bit is cleared			
bit 11	CLIEN: Curre	ent-Limit Interrupt	Enable bit				
	1 = Current-li 0 = Current-li	mit interrupt is en mit interrupt is dis	abled abled and the C	LSTAT bit is c	leared		
bit 10	TRGIEN: Trig	gger Interrupt Ena	ble bit				
	1 = A trigger o 0 = Trigger ev	event generates a vent interrupts are	an interrupt requed to a server the server of the server o	est ne TRGSTAT b	it is cleared		
bit 9	ITB: Indepen	dent Time Base M	lode bit ⁽³⁾				
	1 = PHASEx/ 0 = PTPER re	SPHASEx registe egister provides ti	er provides time ming for this PV	base period fo /M generator	r this PWM ge	nerator	
bit 8	MDCS: Maste	er Duty Cycle Reg	gister Select bit ^{(;}	3)			
	1 = MDC regi 0 = PDCx/SD	ister provides duty OCx register provid	/ cycle informati les duty cycle ir	on for this PW formation for t	M generator his PWM gene	erator	
bit 7-6	DTC<1:0>: D	ead-Time Control	bits				
	11 = Reserve	ed					
	10 = Dead-tin 01 = Negative	ne function is disa	abled	Loutout modes	3		
	00 = Positive	dead time activel	y applied for all	output modes	•		
bit 5-3	Unimplemen	ted: Read as '0'					
Note 1:	Software must clea	ar the interrupt sta	atus here and th	e correspondir	ng IFSx bit in ti	he interrupt co	ontroller.
2:	The Independent T CAM bit is ignored	Time Base mode (I.	(ITB = 1) must b	e enabled to u	se Center-Alig	ned mode. If	TB = 0, the
3:	These bits should yield unpredictable	be changed only e results.	when PTEN = 0	. Changing the	e clock selectio	on during oper	ation will
4:	To operate in Exte	rnal Period Reset 9>) bit = 1.	mode, configur	e the CLMOD	(FCLCONx<8	>) bit = 0 and	

REGISTER 15-6: PWMCONX: PWMx CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDI	V<3:0>		_	_	_	_
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾				TRGS	TRT<5:0>		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-12	TRGDIV<3:0 1111 = Trigg 1110 = Trigg 1101 = Trigg 1100 = Trigg 1011 = Trigg 1010 = Trigg 1000 = Trigg 0111 = Trigg 0100 = Trigg 0101 = Trigg 0101 = Trigg 0010 = Trigg 0011 = Trigg 0010 = Trigg 0010 = Trigg 0001 = Trigg 0001 = Trigg 0001 = Trigg 0001 = Trigg	D>: Trigger # Out ger output for ev ger output for ev	tput Divider I ery 16th trigg ery 15th trigg ery 14th trigg ery 13th trigg ery 12th trigg ery 11th trigg ery 9th trigge ery 8th trigge ery 6th trigge ery 5th trigge ery 3rd trigge ery 2nd trigge ery trigger ev	bits ger event ger event ger event ger event ger event ger event ger event er event er event er event er event er event er event er event er event er event vert			
bit 11-8	Unimpleme	nted: Read as '	0'				
bit 7	DTM: Dual T	rigger Mode bit	(1)				
	1 = Seconda 0 = Seconda two sepa	ary trigger event ary trigger event arate PWM trigg	t is combinec is not combi jers are gene	I with the prima ned with the prine rated	ry trigger even mary trigger ev	t to create the P ent to create the	WM trigger. e PWM trigger;
bit 6	Unimpleme	nted: Read as '	0'				
bit 5-0	TRGSTRT<	5:0>: Trigger Po	stscaler Star	t Enable Select	bits		
	111111 = W	ait 63 PWM cyc	les before ge	enerating the fin	st trigger even	t after the modu	le is enabled
	•						
	•						
	• 000010 = W 000001 = W 000000 = W	ait 2 PWM cycle ait 1 PWM cycle ait 0 PWM cycle	es before ger e before gen e before gen	nerating the first erating the first erating the first	t trigger event a trigger event a trigger event a	after the module fter the module fter the module	e is enabled is enabled is enabled
	T I						

REGISTER 15-13: TRGCONX: PWMx TRIGGER CONTROL REGISTER

Note 1: The secondary generator cannot generate PWM trigger interrupts.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Disa	able SCKx Pin	bit (SPI Maste	er modes only)			
	1 = Internal S	PI clock is disa	bled; pin func	tions as I/O			
	0 = Internal S	PI clock is ena	bled				
bit 11	DISSDO: Disa	able SDOx Pin	Dit Dit		`		
	1 = SDOx pin 0 = SDOx pin	is not used by	moaule; pin ti v the module	unctions as I/C)		
bit 10		rd/Byte Comm	unication Sele	ect hit			
Sit TO	1 = Communi	cation is word-	wide (16 bits)				
	0 = Communi	cation is byte-w	vide (8 bits)				
bit 9	SMP: SPIx Da	ata Input Samp	le Phase bit				
	Master mode:						
	1 = Input data 0 = Input data	is sampled at is sampled at	end of data ou middle of data	utput time a output time			
	Slave mode:						
	SMP must be	cleared when	SPIx is used i	n Slave mode.			
bit 8	CKE: SPIx CI	ock Edge Sele	ct bit ⁽¹⁾				
	1 = Serial out 0 = Serial out	put data chang put data chang	es on transition es on transition	on from active on from Idle clo	clock state to Id	le clock state (/e clock state (see bit 6) see bit 6)
bit 7	SSEN: Slave	Select Enable	bit (Slave mod	de) ⁽³⁾			
	$1 = \overline{SSx}$ pin is	used for Slave	e mode	,			
	$0 = \overline{SSx}$ pin is	not used by m	nodule; pin is c	controlled by p	ort function		
bit 6	CKP: Clock P	olarity Select b	bit				
	1 = Idle state 0 = Idle state	for clock is a h for clock is a lc	igh level; activ w level; active	e state is a lov state is a hig	w level h level		
bit 5	MSTEN: Mas	ter Mode Enab	le bit				
	1 = Master me	ode					
	0 = Slave mod	de					
Note 1: This	s bit is not used	in Framed SP	l modes. Prog	ram this bit to	'0' for the Fram	ed SPI modes	(FRMEN = 1)

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

- bit to '0' for the Framed SPI modes (FRMEN = SPI modes. Pr JYI ⊥).
 - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER 18-2: U1STA: UART1 STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits ⁽²⁾
	 11 = Interrupt is set on U1RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on U1RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the U1RSR to the receive buffer; receive buffer has one or more characters
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = $1)^{(2)}$
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only) ⁽²⁾
	1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only) ⁽²⁾
	 Parity error has been detected for the current character (character at the top of the receive FIFO) Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only) ⁽²⁾
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only) ⁽²⁾
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the U1RSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only) ⁽²⁾
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1: Ref	er to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

- information on enabling the UART module for transmit operation.
 - **2:** This bit is not available in the dsPIC33FJ06GS001 device.

20.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "High-Speed Analog Comparator" (DS70296) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed analog comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

20.1 Features Overview

The SMPS comparator module offers the following major features:

- · Eight selectable comparator inputs
- · Up to two analog comparators
- · 10-bit DAC for each analog comparator
- · Programmable output polarity
- Interrupt generation capability

- DACOUT pin to provide DAC output
- DACOUT amplifier (1x, 1.8x)
- Selectable hysteresis
- DAC has three ranges of operation:
 - AVDD/2
 - Internal Reference (INTREF)
 - External Reference (EXTREF)
- · ADC sample and convert trigger capability
- · Disable capability reduces power consumption
- · Functional support for PWM module:
 - PWM duty cycle control
 - PWM period control
 - PWM Fault detect

20.2 Module Description

Figure 20-1 shows a functional block diagram of one analog comparator from the high-speed analog comparator module. The analog comparator provides high-speed operation with a typical delay of 20 ns. The comparator has a typical offset voltage of ± 5 mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.



FIGURE 20-1: HIGH-SPEED ANALOG COMPARATOR MODULE BLOCK DIAGRAM

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT, Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT, Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ, Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB, Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV, Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z. Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
-		BSW.7	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Togale f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.



FIGURE 25-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

TABLE 25-30: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

АС СНА	RACTERIST	TICS	Standard (unless Operatin	d Operati otherwise g tempera	ng Cond stated) iture -4 -4	itions: 3 0°C ≤ Ta 0°C ≤ Ta	3.0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	mbol Characteristic ⁽¹⁾ Min Typ ⁽²⁾ Max Units					
SP10	TscP	Maximum SCKx Frequency	—	—	15	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—		ns	See Parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—		ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



FIGURE 25-14: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 25-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	-40 Max	Units	Conditions	
SP10	TscP	Maximum SCKx Frequency	—	_	9	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30		_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS ⁽²⁾			Standard (unless Operatin	d Operatin otherwise g temperat	ig Condit stated) ture -4 -4	ions: 3.0 0°C ≤ TA 0°C ≤ TA	0V and 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param. Symbol Characteristic Min. Typ. Max. Units Conditions						Conditions	
		Dyr	namic Per	formance			
AD30	THD	Total Harmonic Distortion	—	-73		dB	
AD31	SINAD	Signal to Noise and Distortion	—	58		dB	
AD32	SFDR	Spurious Free Dynamic Range	—	-73		dB	
AD33	Fnyq	Input Signal Bandwidth		—	1	MHz	
AD34	ENOB	Effective Number of Bits	_	9.4	_	bits	

TABLE 25-39: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS (CONTINUED)

Note 1: The Analog-to-Digital conversion result never decreases with an increase in input voltage and has no missing codes.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function, but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 25-40: 10-BIT HIGH-SPEED ADC MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
	Clock Parameters								
AD50b	TAD	ADC Clock Period	35.8	—	_	ns			
		Con	version F	Rate					
AD55b	tconv	Conversion Time	_	14 Tad	—	—			
AD56b	FCNV	Throughput Rate							
		Devices with Single SAR		—	2.0	Msps			
	Timing Parameters								
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On	1.0		10	μS			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-23: ANALOG-TO-DIGITAL CONVERSION TIMING PER INPUT





Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensio	MIN	NOM	MAX	
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support