

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	9KB (3K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj09gs302-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device; typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

A low-ESR (<0.5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0 "Electrical Characteristics"** for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302







File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	—	—	—	_	_	_	-	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	_	_	_	T1IF	OC1IF	_	INT0IF	0000
IFS1	0086	—	-	INT2IF	—	_	_	—	_	—	_	—	INT1IF	CNIF		MI2C1IF	SI2C1IF	0000
IFS3	008A	—			—	—	_	PSEMIF		—	_	—	_	—		—		0000
IFS4	008C	_			_	—	_	_		-	—	_	_	—		U1EIF		0000
IFS5	008E	_	PWM1IF		_	—	_	_		-	—	_	_	—		_	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	—	—	—	—	—	—	—	—	—	—	—	—	PWM4IF	_	0000
IFS7	0092	—	_	_	—	—	—	—	—	_		—	—	—	_	ADCP3IF	_	0000
IEC0	0094	—	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	—	T2IE	_	—	—	T1IE	OC1IE	—	INT0IE	0000
IEC1	0096	—	_	INT2IE	—	—	—	—	—	—		—	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC3	009A		—	_	_	—		PSEMIE	_	_			_	_	_	_	_	0000
IEC4	009C	—	—	—	—	—	—	—	—	—	—	—	—	—	—	U1EIE	—	0000
IEC5	009E	—	PWM1IE	—	—	—	—	—	—	—		—	—	—	—	—	JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	—	—		—	—	—		—	—	—	_	PWM4IE	_	0000
IEC7	00A2	—	—	—	—	—	—	—	—	_		—	—	_	—	ADCP3IE	—	0000
IPC0	00A4	—		T1IP<2:0>		—		OC1IP<2:0	>	_		—	—	_		INT0IP<2:0> 4		4404
IPC1	00A6	—		T2IP<2:0>		—	—	—	—	_	—	—	—	-	_	—	_	4000
IPC2	00A8	_	I	J1RXIP<2:0	>	_		SPI1IP<2:0)>	—	SPI1EIP<2:0>)>	—	—	—	—	4440
IPC3	00AA		—	—	—	—	—		—			ADIP<2:0>	•		ι	J1TXIP<2:0>		0044
IPC4	00AC			CNIP<2:0>		—	—		—	_	N	MI2C1IP<2:0)>	-	5	SI2C1IP<2:0>	•	4044
IPC5	00AE	_	_	—	—	_	—		—	—		_	—	_		INT1IP<2:0>		0004
IPC7	00B2	—	_	_	—	—	—	—	—	_		INT2IP<2:0	>	—	_	—	_	0040
IPC14	00C0	—	—	—	—	—	—	—	—	—	F	PSEMIP<2:0)>	—	—	—	—	0040
IPC16	00C4	—	—	—	—	—	—	—	—	—		U1EIP<2:0	>	—	—	—	—	0040
IPC20	00CC	—	—	—	—	—	—	—		—		—	—	—		JTAGIP<2:0>		0004
IPC23	00D2	—	—	—	—	—	Р	WM1IP<2:	0>	—	—	—	—	—	_	—	_	0400
IPC24	00D4	—	—	—	—	—	_	—		—	F	PWM4IP<2:)>	—	_	—	_	0040
IPC27	00DA	—	A	DCP1IP<2:)>	—	A	DCP0IP<2	:0>	—	—	—	—	_	_	_	_	4400
IPC28	00DC	—	—	—	—	—	_	—	—	—	A	DCP3IP<2:	0>	—	—	—	—	0040
INTTREG	00E0	-	_	—	—		ILR<	3:0>		- VECNUM<6:0>				0000				

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS101A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.3.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note:	A PC push during exception processing						
	concatenates the SRL register to the MSb						
	of the PC prior to the push.						

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1000 in RAM, initialize the SPLIM with the value 0x0FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-39 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes shown above. Individual instructions can support different subsets of these addressing modes.

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
SPI Data Input 1	SDI1	RPINR20	SDI1R<5:0>
SPI Clock Input 1	SCK1	RPINR20	SCK1R<5:0>
SPI Slave Select Input 1	SS1	RPINR21	SS1R<5:0>
PWM Fault Input	FLT1	RPINR29	FLT1R<5:0>
PWM Fault Input	FLT2	RPINR30	FLT2R<5:0>
PWM Fault Input	FLT3	RPINR30	FLT3R<5:0>
PWM Fault Input	FLT4	RPINR31	FLT4R<5:0>
PWM Fault Input	FLT5	RPINR31	FLT5R<5:0>
PWM Fault Input	FLT6	RPINR32	FLT6R<5:0>
PWM Fault Input	FLT7	RPINR32	FLT7R<5:0>
PWM Fault Input	FLT8	RPINR33	FLT8R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI1	RPINR33	SYNCI1R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI2	RPINR34	SYNCI2R<5:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

10.9 Peripheral Pin Select Registers

The following registers are implemented for remappable peripheral configuration:

- 15 Input Remappable Peripheral Registers
- 19 Output Remappable Peripheral Registers
- Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.6.3.1 "Control Register Lock" for a specific command sequence.

Not all Output Remappable Peripheral registers are implemented on all devices. See the register description of the specific register for further details.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
-	—		INT1R<5:0>									
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	_	_	_	_	_	_	_					

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 7

bit 7-0

bit 13-8 INT1R<5:0>: Assign External Interrupt 1 (INTR1) to the Corresponding RPn Pin bits

111111 = Input tied to Vss
100011 = Input tied to RP35
100010 = Input tied to RP34
100001 = Input tied to RP33
100000 = Input tied to RP32
•
•
•
00000 = Input tied to RP0
Unimplemented: Read as '0'

bit 0

13.1 Input Capture Registers

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	ICSIDL	—	_	—	_	_
bit 15		•			I		bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	<1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0
		110					
Legend:	L :4	HC = Hardward	e Clearable bit		manted bit wa		
R = Readable		vv = vvritable b		0 = 0	nented bit, re	au as u	014/0
	OR	I = DILIS SEL			areu		OWI
bit 15-14	Unimplemen	ted: Read as '0	,				
bit 13	ICSIDL: Input	Capture Modul	e Stop in Idle C	ontrol bit			
	1 = Input capt	ture module halt	s in CPU Idle n	node			
	0 = Input capt	ture module con	tinues to opera	te in CPU Idle	mode		
bit 12-8	Unimplemen	ted: Read as '0	,				
bit 7	ICTMR: Input	Capture Timer	Select bit ⁽¹⁾				
	1 = TMR2 cor 0 = Reserved	ntents are captu	red on capture	event			
bit 6-5	ICI<1:0>: Sel	ect Number of C	Captures per Int	errupt bits			
	11 = Interrupt	on every fourth	capture event				
	10 = Interrupt	on every third o	capture event	.+			
	00 = Interrupt	on every captu	re event	IL			
bit 4	ICOV: Input C	apture Overflov	v Status Flag bi	t (read-only)			
	1 = Input capt	ture overflow oc	curred				
	0 = No input o	capture overflow	occurred				
bit 3	ICBNE: Input	Capture Buffer	Empty Status b	it (read-only)			
	1 = Input capt	ture buffer is not	: empty, at leasi intv	t one more cap	oture value ca	an be read	
bit 2-0	ICM<2:0>: Int	out Capture Mo	de Select bits				
2.1.2.0	111 = Input ca	apture functions	as interrupt pir	n only when de	evice is in Sle	ep or Idle mode	. Rising edge
	detect	only; all other co	ontrol bits are n	ot applicable.			0 0
	110 = Unused	d (module disab	led)				
	101 = Capture 100 = Capture	e mode, every 1 e mode, every 4	oth rising eage				
	011 = Capture	e mode, every r	ising edge				
	010 = Capture	e mode, every fa	alling edge		.0. http://		
	for this	e moae, every e mode.	eage (rising and	railing). ICI<1	.u> dits do no	or control interru	pt generation

REGISTER 13-1: IC1CON: INPUT CAPTURE 1 CONTROL REGISTER

000 = Input capture module is turned off



15.2 Feature Description

The PWM module is designed for applications that require:

- High-resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs

For Center-Aligned mode, the duty cycle, period, phase and dead-time resolutions will be 8.32 ns.

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

A phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable. A multiphase PWM is often used to improve DC/DC Converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC Converters are often operated in parallel, but phase-shifted in time. A single PWM output, operating at 250 kHz, has a period of 4 μ s, but an array of four PWM channels staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

A variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase-shift between the two PWM generators.

REGISTER 17-2: I2C1STAT: I2C1 STATUS REGISTER (CONTINUED)

bit 3	Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware is set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive is complete, I2C1RCV is full 0 = Receive is not complete, I2C1RCV is empty Hardware is set when I2C1RCV is written with received byte. Hardware is clear when software reads I2C1RCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2C1TRN is full
	0 = Transmit is complete, I2C1TRN is empty

Hardware is set when software writes I2C1TRN. Hardware is clear at completion of data transmission.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSH	<<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match not required in this position

0 = Disables masking for bit x; bit match required in this position

REGISTER 19-6: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN3	¹⁾ PEND3 ⁽¹⁾	SWTRG3 ⁽¹⁾			TRGSRC3<4:0>(1)	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN2	²⁾ PEND2 ⁽²⁾	SWTRG2 ⁽²⁾			TRGSRC2<4:0>(2)	
bit 7							bit 0
Logondi							
R = Reada	ble bit	W = Writable I	nit	U = Unimpl	emented bit read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is c	cleared	x = Bit is unk	nown
bit 1E			-nabla 2 hit(1)			-
DIUIS	1 = Enables	RQ generation	when reques	sted conversion	on of channels AN7	7 and AN6 is	completed
	0 = IRQ is no	t generated	monroquot				completed
bit 14	PEND3: Pen	ding Conversior	n Status 3 bit	(1)			
	1 = Conversion	on of channels <i>i</i> on is complete	AN7 and AN6	6 is pending;	set when selected	trigger is ass	serted
bit 13	SWTRG3: So	oftware Trigger :	3 bit ⁽¹⁾				
	1 = Starts cor	nversion of AN7	and AN6 (if	selected by t	he TRGSRCx bits)	(3)	
	This bit is aut	comatically clear	red by hardw	are when the	PEND3 bit is set.		
bit 12-8	TRGSRC3<4	:0>: Trigger 3 S	eu Source Selec	tion bits ⁽¹⁾			
	Selects trigge	er source for con	nversion of a	nalog channe	els AN7 and AN6.		
	11111 = Tim	er2 period mato	h				
	•						
	• 11011 – Pe	erved					
	11011 – Nes	M Generator 4	current-limit	ADC trigger			
	11001 = Res	erved M.Concrator 2	ourront limit /	NDC triagor			
	10111 = PW	M Generator 1	current-limit /	ADC trigger			
	10110 = Res	erved					
	•						
	• 10010 – Do o	anvad					
	10010 = Res 10001 = PW	M Generator 4 s	secondary tri	gger is select	ed		
	10000 = Res	erved	-				
	01111 = PW 01110 = PW	M Generator 2 s	secondary tri secondary tri	gger is select	ed ted		
	01101 = Res	erved	, L	00			
	01100 = IIm •	er1 period mato	n				
	•						
	• 01000 = Res	erved					
	00111 = PW	M Generator 4	orimary trigge	er is selected			
	00110 = Res 00101 = PW	erved M Generator 2 i	orimary trigge	er is selected			
	00100 = PW	M Generator 1	primary trigge	er is selected			
	00011 = PW	M Special Even	t Trigger is select	elected ed			
	00001 = Indi	vidual software	trigger is sele	ected			
	00000 = No	conversion is er	nabled				
Note 1: 2:	This bit is available This bit is available	e in dsPIC33FJ e in dsPIC33FJ	06GS001/10 06GS102A/2	1A and dsPIC 01A and dsP	C33FJ09GS302 de IC33FJ09GS302 d	vices only. evices only.	

3: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

REGISTER 19-7: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3⁽¹⁾ (CONTINUED)

```
bit 4-0
              TRGSRC6<4:0>: Trigger 6 Source Selection bits
              Selects trigger source for conversion of analog channels AN13 and AN12.
               11111 = Timer2 period match
              11011 = Reserved
              11010 = PWM Generator 4 current-limit ADC trigger
              11001 = Reserved
              11000 = PWM Generator 2 current-limit ADC trigger
              10111 = PWM Generator 1 current-limit ADC trigger
              10110 = Reserved
              10010 = Reserved
              10001 = PWM Generator 4 secondary trigger is selected
              10000 = Reserved
              01111 = PWM Generator 2 secondary trigger is selected
              01110 = PWM Generator 1 secondary trigger is selected
              01101 = Reserved
```

01101 = Timer1 period match 01100 = Timer1 period match 01000 = Reserved 00111 = PWM Generator 4 primary trigger is selected 00101 = PWM Generator 2 primary trigger is selected 00100 = PWM Generator 1 primary trigger is selected 00010 = PWM Special Event Trigger is selected 00010 = Global software trigger is selected 00001 = Individual software trigger is selected

00000 = No conversion is enabled

- **Note 1:** If other conversions are in progress, conversion will be performed when the conversion resources are available.
 - 2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions \in {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	2	None
		CALL	Wn	Call Indirect Subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C,DC,N,OV,Z
				$(Wb - Ws - \overline{C})$			
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when $VDD \ge 3.0V^{(3)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when $VDD < 3.0V^{(3)}$	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum current sourced/sunk by any 4x I/O pin	
Maximum current sourced/sunk by any 16x I/O pin	45 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - 3: See the "Pin Diagrams" section for 5V tolerant pins.

AC CHA	RACTERISTICS	Standar Operatir	rd Operating temper	ting Con rature	ditions: 3 -40°0 -40°0	3.0V to 3.6V (unless of $C \le TA \le +85^{\circ}C$ for indus $C \le TA \le +125^{\circ}C$ for External to the second se	t herwise stated) strial ended	
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾							
F20a	FRC	-2	—	+2	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V	
F20b	FRC	-5	_	+5	%	$-40^\circ C \le T_A \le +125^\circ C$	VDD = 3.0-3.6V	

TABLE 25-19: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 25-20: INTERNAL LPRC ACCURACY

AC CHA	ARACTERISTICS	Standar Operatir	tandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) perating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	LPRC @ 32.768 kHz ⁽¹⁾							
F21a	LPRC	-20	—	+20	%	$-40^\circ C \le TA \le +85^\circ C$	VDD = 3.0-3.6V	
F21b	LPRC	-70		+70	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V	

Note 1: The change of LPRC frequency as VDD changes.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302





FIGURE 25-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS



TABLE 25-28: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
MP10	TFPWM	PWM Output Fall Time	_	2.5	_	ns	
MP11	TRPWM	PWM Output Rise Time	—	2.5	—	ns	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	—	15	ns	
MP30	Тғн	Minimum PWM Fault Pulse Width	8	—	—	ns	DTC<10> = 10
MP31	TPDLY	Tap Delay	1.04	—	—	ns	ACLK = 120 MHz
MP32	ACLK	PWM Input Clock	_	_	120	MHz	See Note 2, Note 3

Note 1: These parameters are characterized but not tested in manufacturing.

2: This parameter is a maximum allowed input clock for the PWM module.

3: The maximum value for this parameter applies to dsPIC33FJ06GS101A/102A/202A/302 devices only.

27.1 Package Marking Information (Continued)



Ρ

Packaging	319
Details	321
Marking	319
Perinheral Module Disable (PMD)	138
Perinheral Pin Select (PPS)	148
Registers	
	15
Power-on Reset (POR)	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	
Data Access from Program Memory Using	
Program Space Visibility	7/
Data Access from Program Memory Using	
Table Instructions	73
Data Access from Address Ceneration	73 72
Momony Mans	12 27
Table Boad Instructions	
	73
Visibility Operation	
Program Mamony	
	20
	ఎం
Organization	
Resel Vector	

R

Reader Response	347
Reference Clock Generation	125
Register Maps	
Configuration Flash Bytes	
(dsPIC33FJ06GS001/101A/X02A)	252
Configuration Flash Bytes	
(dsPIC33FJ09GS302)	252
Registers	
ACLKCON (Auxiliary Clock Divisor Control)	131
ADCON (ADC Control)	231
ADCPC0 (ADC Convert Pair Control 0)	236
ADCPC1 (ADC Convert Pair Control 1)	238
ADCPC3 (ADC Convert Pair Control 3)	240
ADPCFG (ADC Port Configuration)	235
ADSTAT (ADC Status)	233
ALTDTRx (PWMx Alternate Dead-Time)	195
AUXCONx (PWM Auxiliary Control)	204
CHOP (PWM Chop Clock Generator)	203
CLKDIV (Clock Divisor)	128
CMPCONx (Comparator Control x)	246
CMPDACx (Comparator DAC Control x)	248
Constant Current Source Calibration	253
CORCON (Core Control)	30, 91
DTRx (PWMx Dead-Time)	195
FCLCONx (PWMx Fault Current-Limit Control)	199
I2C1CON (I2C1 Control)	213
I2C1MSK (I2C1 Slave Mode Address Mask)	217
I2C1STAT (I2C1 Status)	215
IC1CON (Input Capture 1 Control)	178
IEC0 (Interrupt Enable Control 0)	101
IEC1 (Interrupt Enable Control 1)	102
IEC3 (Interrupt Enable Control 3)	103
IEC4 (Interrupt Enable Control 4)	103
IEC5 (Interrupt Enable Control 5)	104
IEC6 (Interrupt Enable Control 6)	105
IEC7 (Interrupt Enable Control 7)	106

	05
IF SU (Interrupt Flag Status U)	95
IFS1 (Interrupt Flag Status 1)	96
IFS3 (Interrupt Flag Status 3)	97
IES4 (Interrupt Flag Status 4)	97
IES5 (Interrupt Flag Status 5)	00
IF 00 (Interrupt Flag Otatus 0)	30
IFS6 (Interrupt Flag Status 6)	99
IFS7 (Interrupt Flag Status 7)	100
INTCON1 (Interrupt Control 1)	92
INTCON2 (Interrupt Control 2)	94
INITIPEC (Interrupt Control and Status)	101
	121
IOCONX (PWMx I/O Control)	197
IPC0 (Interrupt Priority Control 0)	107
IPC1 (Interrupt Priority Control 1)	108
IPC14 (Interrupt Priority Control 14)	113
IDC10 (Interrupt Priority Control 10)	440
	115
IPC2 (Interrupt Priority Control 2)	109
IPC20 (Interrupt Priority Control 20)	114
IPC23 (Interrupt Priority Control 23)	115
IPC24 (Interrupt Priority Control 24)	116
IDC25 (Interrupt Priority Control 25)	447
IPC25 (Interrupt Priority Control 25)	117
IPC27 (Interrupt Priority Control 27)	118
IPC28 (Interrupt Priority Control 28)	119
IPC29 (Interrupt Priority Control 29)	120
IPC3 (Interrupt Priority Control 3)	110
IDC4 (Interrupt Priority Control 4)	444
IPC4 (Interrupt Priority Control 4)	111
IPC5 (Interrupt Priority Control 5)	112
IPC7 (Interrupt Priority Control 7)	112
ISRCCON (Constant Current Source Control)	250
LESP (Linear Feedback Shift)	133
ADD (DMA Master Duty Quels)	100
MDC (PVVM Master Duty Cycle)	189
NVMCON (Flash Memory Control)	77
NVMKEY (Nonvolatile Memory Key)	78
OC1CON (Output Compare 1 Control)	181
	101
OSCCON (Oscillator Control)	126
OSCCON (Oscillator Control)	126
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning)	126 130
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle)	126 130 192
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift)	126 130 192 193
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor)	126 130 192 193 129
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1)	126 130 192 193 129 139
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2)	126 130 192 193 129 139 140
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	126 130 192 193 129 139 140 141
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	126 130 192 193 129 139 140 141
OSCCON (Oscillator Control) OSCTUN (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	126 130 192 193 129 139 140 141 141
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PHASEx (PWMx Primary Phase Shift) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	126 130 192 193 129 139 140 141 141 142
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	126 130 192 193 129 139 140 141 141 142 143
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7)	126 130 192 193 129 139 140 141 141 142 143 144
OSCCON (Oscillator Control) OSCTUN (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control)	126 130 192 193 129 139 140 141 141 142 143 144 187
OSCCON (Oscillator Control) OSCTUN (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD6 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2)	126 130 192 193 129 139 140 141 141 142 143 144 187 188
OSCCON (Oscillator Control) OSCTUN (Oscillator Control)	126 130 192 193 129 139 140 141 141 142 143 144 187 188
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base)	126 130 192 193 129 139 140 141 142 143 144 187 188 188
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203
OSCCON (Oscillator Control) OSCTUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203 190
OSCCON (Oscillator Control)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203 190 80
OSCCON (Oscillator Control) OSCTUN (Oscillator Control)	126 130 192 193 129 139 140 141 141 142 143 144 188 188 203 190 80 132
OSCCON (Oscillator Control). OSCCON (Oscillator Control). PDCx (PWMx Generator Duty Cycle). PHASEx (PWMx Primary Phase Shift). PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2). PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REPINE0 (Peripheral Pin Select Input 0)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203 190 80 132 153
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) PDINR0 (Peripheral Pin Select Input 0) PDINR0 (Peripheral Pin Select Input 1)	126 130 192 193 129 139 140 141 141 142 143 144 188 188 203 190 132 153
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154
OSCCON (Oscillator Control)	126 130 192 193 129 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 158
OSCCON (Oscillator Control)	126 130 192 193 129 139 140 141 142 143 144 187 188 188 203 190 80 132 153 154 158
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR2 (Peripheral Pin Select Input 2)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 8203 132 153 154 158 155
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2)	126 130 192 139 129 139 140 141 141 142 143 144 188 188 203 190 132 153 154 158 159 155
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) RCON (Reset Control) REFOCON (Reference Oscillator Control) RFINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 18) RPINR2 (Peripheral Pin Select Input 2) RPINR2 (Peripheral Pin Select Input 2)	126 130 192 139 129 139 140 141 141 141 142 143 144 188 188 203 190 80 132 153 154 158 159 155 160
OSCCON (Oscillator Control)	126 130 192 193 129 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 155 160 161
OSCCON (Oscillator Control)	126 130 192 193 129 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 155 160 161 162
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 1) RPINR20 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR3 (Peripheral Pin Select Input 3)	126 130 192 193 129 140 141 142 143 144 187 188 188 203 190 80 132 153 154 155 160 161 162 156
OSCCON (Oscillator Control) OSCCUN (Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2). PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 13) RPINR20 (Peripheral Pin Select Input 20) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR29 (Peripheral Pin Select Input 20) RPINR29 (Peripheral Pin Select Input 20) RPINR3 (Peripheral Pin Select Input 20) RPINR3 (Peripheral Pin Select Input 20) RPINR3 (Peripheral Pin Select Input 30)	126 130 192 139 129 139 140 141 141 142 143 144 188 188 203 150 155 155 160 161 162 156 163
OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 18) RPINR2 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR3 (Peripheral Pin Select Input 3) RPINR3 (Peripheral Pin Select Input 3) RPINR31 (Peripheral Pin Select Input 3)	126 130 192 129 129 139 140 141 141 142 143 144 187 188 188 203 190 132 153 154 155 160 161 162 156 163 164
OSCCON (Oscillator Control)	126 130 192 193 129 139 140 141 141 142 143 144 187 188 188 203 153 154 155 160 161 162 156 163 164 165
OSCCON (Oscillator Control)	126 130 192 193 129 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 155 160 161 162 156 163 164 165
OSCCON (Oscillator Control)	126 130 192 193 129 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 155 160 161 162 156 163 164 165 166

© 2011-2012 Microchip Technology Inc.

NOTES: