

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	9КВ (3К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj09gs302-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

Pin Diagrams



2.5 ICSP[™] Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins, are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and Input Voltage High (VIH) and Input Voltage Low (VIL) pin requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For more information on MPLAB ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site (www.microchip.com):

- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- "Multi-Tool Design Advisory" (DS51764)
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- *"Using MPLAB[®] REAL ICE™"* (poster) (DS51749)

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT





TABLE 4-12: HIGH-SPEED PWM REGISTER MAP

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0400	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	—	SYNCS	RC<1:0>		SEVT	PS<3:0>		0000
PTCON2	0402	_	_	_	_	_	_	_	_	_	_	_	_		PC	CLKDIV<2:	0>	0000
PTPER	0404							PTPE	ER<15:0>									FFF8
SEVTCMP	0406						SEVTCM	/IP<15:3>							_	_	_	0000
MDC	040A							MD	C<15:0>									0000
CHOP	041A	CHPCLKEN	_	_	-	_	_			CHOPCL	< <6:0>				_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: HIGH-SPEED PWM GENERATOR 1 REGISTER MAP

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0420	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	:1:0>	_	_	_	CAM	XPRES	IUE	0000
IOCON1	0422	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	\T<1:0>	SWAP	OSYNC	0000
FCLCON1	0424	IFLTMOD			CLSRC<4:	0>		CLPOL	CLMOD		F	LTSRC<4	0>		FLTPOL	FLTMC)D<1:0>	0000
PDC1	0426							PD) C1<15:0>									0000
PHASE1	0428							PHA	ASE1<15:0>	>								0000
DTR1	042A	—	_						C)TR1<13:()>							0000
ALTDTR1	042C	—	_						AL	TDTR1<1	3:0>							0000
SDC1	042E							SE)C1<15:0>									0000
SPHASE1	0430							SPH	ASE1<15:0	>								0000
TRIG1	0432						TRGCMP	<15:3>							_	_	_	0000
TRGCON1	0434		TRGDI	V<3:0>		_	_	_	_	DTM				TRO	STRT<5:0)>		0000
STRIG1	0436						STRGCMF	v<15:3>							_	_	_	0000
PWMCAP1	0438						PWMCAP1	<15:3>						0000				
LEBCON1	043A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<6:0> — — —				0000				
AUXCON1	043E	HRPDIS	HRDDIS	_	_	_	_	_	_	_	_		CHOPSE	EL<3:0>		CHOPHEN	CHOPLEN	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: CONSTANT CURRENT SOURCE REGISTER MAP

F	ile Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
15	SRCCON	0500	ISRCEN	—		_	—	0	UTSEL<2:0)>	—	—			ISRCCA	AL<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

			1	1					1	1		1	1					1
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	_	ADSIDL	SLOWCLK	—	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	Α	DCS<2:0	>	0003
ADPCFG	0302	_	_	_	-	_	_	_	—	PCFG7	PCFG6	_	—	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_	_	_	_	_	_	—	—	_	P6RDY	_	—	P3RDY	_	P1RDY	P0RDY	0000
ADBASE	0308							A	DBASE<	15:1>							—	0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1		TRO	SRC1<4:0>			IRQEN0	PEND0	SWTRG0		TRGS	RC0<4:0>			0000
ADCPC1	030C	IRQEN3	PEND3	SWTRG3		TRO	SRC3<4:0>			_	_	_	—	_	_	_	_	0000
ADCPC3	0310	_	_	_	_	_	—	_	—	IRQEN6	PEND6	SWTRG6		TRGS	RC6<4:0>			0000
ADCBUF0	0320								ADC D	ata Buffer 0)							XXXX
ADCBUF1	0322								ADC D	ata Buffer 1								XXXX
ADCBUF2	0324								ADC D	ata Buffer 2								XXXX
ADCBUF3	0326								ADC D	ata Buffer 3	;							XXXX
ADCBUF6	032C								ADC D	ata Buffer 6	i							XXXX
ADCBUF7	032E		ADC Data Buffer 7 xxx								XXXX							
ADCBUF12	0338		ADC Data Buffer 12 xxxx									XXXX						
ADCBUF13	033A	ADC Data Buffer 13 xxxx									XXXX							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/ 102A/202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

These devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write a single program memory word at a time, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



6.2 System Reset

There are two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC Configuration register select the device clock source.

A warm Reset is the result of all the other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source, as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is provided in Figure 6-2.

Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd ⁽¹⁾	_	_	Toscd ⁽¹⁾
FRCPLL	Toscd ⁽¹⁾	—	ТLОСК ⁽³⁾	Toscd + Tlock ^(1,3)
ХТ	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
HS	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
EC	_	—	—	—
XTPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLОСК ⁽³⁾	TOSCD + TOST + TLOCK ^(1,2,3)
HSPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLОСК ⁽³⁾	TOSCD + TOST + TLOCK ^(1,2,3)
ECPLL	_	—	ТLОСК ⁽³⁾	ТLОСК ⁽³⁾
LPRC	Toscd ⁽¹⁾	—	—	Toscd ⁽¹⁾

Note 1: TOSCD = Oscillator start-up delay (1.1 μs max. for FRC, 70 μs max. for LPRC). Crystal oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer (OST) delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal) if PLL is enabled.

TABLE 6-1: OSCILLATOR DELAY

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

REGISTER 7-	-1: SR: C	PU STATUS I	REGISTER	')			
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7							bit 0
Legend:		C = Clearable	bit	U = Unimpler	mented bit, read	as '0'	
R = Readable	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown		

(4)

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits^(2,3)

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL3 = 1. User interrupts are disabled when IPL3 = 1.

3: The IPL<2:0> status bits are read-only when NSTDIS (INTCON1<15>) = 1.

CORCON: CORE CONTROL REGISTER⁽¹⁾ **REGISTER 7-2:**

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clearable	e bit				

R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit, read	as '0'

IPL3: CPU Interrupt Priority Level Status bit 3(2) bit 3

- 1 = CPU Interrupt Priority Level is greater than 7
 - 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

8.5 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.5.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.5.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSC<2:0> bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bit values are transferred to the COSC<2:0> status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer (WDT) and Power-Saving Modes" (DS70196) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. Devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

These devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

9.2 Instruction-Based Power-Saving Modes

The devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—			SCK1F	R<5:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			SDI1R	<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at H	POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkn	own
hit 15 11	Unimplomon	ted: Dead as 'o'					
DIL 15-14	Onimplemen	teu: Read as 0					
bit 13-8	SCK1R<5:0>	: Assign SPI1 Cl	ock Input (S	SCK1) to the Co	prresponding F	RPn Pin bits	
	111111 = Inp	out fied to VSS					
	100011 = Inp	out tied to RP34					
	100001 = Inp	out tied to RP33					
	100000 = Inp	out tied to RP32					
	•						
	•						
	•						
	00000 = Inpu	it tied to RP0					
bit 7-6	Unimplemen	ted: Read as '0'				(4)	
bit 5-0	SDI1R<5:0>:	Assign SPI1 Dat	a Input (SE	011) to the Corre	esponding RP	n Pin bits ⁽¹⁾	
	111111 = Inp	out tied to Vss					
	100011 = Inp	out fied to RP35					
	1000010 = Inp	out tied to RP33					
	100000 = Inp	out tied to RP32					
	•						
	•						
	•						
	00000 = Inpu	t tied to RP0					

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	id as '0'	
Legend:							
bit 7							bit 0
	_			SYNCI	2R<5:0>		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
L							
bit 15							bit 8
—	—	—	_	—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

REGISTER 10-15: RPINR34: PERIPHERAL PIN SELECT INPUT REGISTER 34

bit 15-6 Unimplemented: Read as '0'

bit 5-0

SYNCI2R<5:0>: Assign PWM Master Time Base External Synchronization Signal to the Corresponding RPn Pin bits

111111 = Input tied to Vss 100011 = Input tied to RP35 100010 = Input tied to RP34 100001 = Input tied to RP33 100000 = Input tied to RP32 •

00000 = Input tied to RP0

© 2011-2012 Microchip Technology Inc.

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15		•	•				bit 8
DAVA			D 444.0	DAMA	DAVA	D 444 0	D 444 0
R/W-U	U-U	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN	(¹) —	SYNCSR	C<1:0>(')		SEVI	PS<3:0>(")	h# 0
DIL 7							Dit U
Legend:		HC = Hardware	Clearable bit	HS = Hardw	vare Settable	bit	
R = Reada	ıble bit	W = Writable b	it	U = Unimpl	emented bit,	read as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkn	own
bit 15	PTEN: PWM 1 1 = PWM mod	Module Enable b dule is enabled	bit				
	0 = PWM mod	dule is disabled					
bit 14	Unimplement	ted: Read as '0'					
bit 13	PTSIDL: PWN	VI Time Base Sto	p in Idle Mode I	oit			
	1 = PWM time	e base halts in C	PU Idle mode				
hit 12		cial Event Interru	int Status bit				
bit 12	1 = Special ev	vent interrupt is r	bending				
	0 = Special ev	/ent interrupt is r	not pending				
bit 11	SEIEN: Speci	al Event Interrup	ot Enable bit				
	1 = Special ev	/ent interrupt is e	enabled				
hit 10	0 = Special ev	/ent interrupt is c	disabled)			
DIL TO	1 = Active Per	riod register is u	ndated immedia	, telv			
	0 = Active Per	riod register upd	ates occur on P	WM cycle bo	oundaries		
bit 9	SYNCPOL: S	ynchronization l	nput/Output Pol	arity bit ⁽¹⁾			
	1 = SYNCIx a 0 = SYNCIx a	nd SYNCO1 pol	arity is inverted	(active-low)			
bit 8	SYNCOEN: P	rimary Time Bas	se Sync Enable	bit ⁽¹⁾			
	1 = SYNCO1	output is enable	d				
	0 = SYNCO1	output is disable	ed		(4)		
bit 7	SYNCEN: Ext	ternal Time Base	Synchronizatio	on Enable bit	(1)		
	1 = External s 0 = External s	synchronization c	of primary time to of primary time to	base is enabl	ed led		
bit 6	Unimplement	ted: Read as '0'					
bit 5-4	SYNCSRC<1	:0>: Synchronou	us Source Selec	tion bits ⁽¹⁾			
	11 = Reserve	d					
	10 = Reserve 01 = SYNCI2	a					
	00 = SYNCI1						
bit 3-0	SEVTPS<3:0	>: PWM Special	Event Trigger C	Output Postso	aler Select b	oits ⁽¹⁾	
	1111 = 1:16 F	ostscaler genera	ates a Special Ev	ent Trigger o	n every sixtee	enth compare ma	atch event
	•						
	•						
	0001 = 1:2 Pc 0000 = 1:1 Pc	ostscaler genera ostscaler genera	tes a Special Ev tes a Special Ev	vent Trigger o vent Trigger o	on every second on every com	ond compare maipare maipare match eve	atch event ent
Note 1:	These bits should the application must pre-	be changed only ogram the Perio	when PTEN = 0 d register with a	0. In addition	, when using slightly large	the SYNCIx fea er than the expe	iture, the user cted period of

REGISTER 15-1: PTCON: PWM TIME BASE CONTROL REGISTER

the external synchronization input signal.

110/110								
	$\frac{1}{10} HS/HC-0$	HS/HC-0				K/W-0		
	ULSIANU	IKGSIAI	FLIIEN	GLIEN	IKGIEN	118,4		
DIC 15							DIL 8	
R/W-	0 R/W-0	11-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
1011	DTC<1:0>	_			CAM ^(2,3)	XPRES ⁽⁴⁾	IUE	
bit 7	2.0				•••	/	bit 0	
Legend:		HC = Hardware	Clearable bit	HS = Hardw	are Settable bi	t		
R = Read	lable bit	W = Writable bit		U = Unimple	mented bit, rea	ad as 'O'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unl	known	
bit 15	FLTSTAT: Fa	ult Interrupt Statu	s bit ⁽¹⁾					
	1 = Fault inte	rrupt is pending	a: this hit is clo	arod by sotting				
hit 14	CL STAT: Cur	rrent-l imit Interrur	ig, this bit is clea at Status bit(1)	area by setting				
	1 = Current-li	mit interrupt is pe	ndina					
	0 = No currer	nt-limit interrupt is	pending; this bi	t is cleared by	setting CLIEN	= 0		
bit 13	TRGSTAT: Tr	rigger Interrupt Sta	atus bit					
	1 = Trigger in	terrupt is pending			TROJEN			
h:: 40		r interrupt is pend	ing; this bit is clo	eared by settin	ig TRGIEN = 0			
DIT 12	1 = Fault inte	it interrupt Enable	DIT					
	0 = Fault inte	rrupt is disabled a	ind the FLTSTA	T bit is cleared				
bit 11	CLIEN: Curre	ent-Limit Interrupt	Enable bit					
	1 = Current-li 0 = Current-li	mit interrupt is en mit interrupt is dis	abled abled and the C	LSTAT bit is c	leared			
bit 10	TRGIEN: Trig	gger Interrupt Ena	ble bit					
	1 = A trigger o 0 = Trigger ev	event generates a vent interrupts are	an interrupt requed to a service of the service of	est ne TRGSTAT b	it is cleared			
bit 9	ITB: Indepen	dent Time Base M	lode bit ⁽³⁾					
	1 = PHASEx/ 0 = PTPER re	SPHASEx registe egister provides ti	er provides time ming for this PV	base period fo /M generator	r this PWM ge	nerator		
bit 8	MDCS: Maste	er Duty Cycle Reg	gister Select bit ^{(;}	3)				
	 1 = MDC register provides duty cycle information for this PWM generator 0 = PDCx/SDCx register provides duty cycle information for this PWM generator 							
bit 7-6	DTC<1:0>: D	ead-Time Control	bits					
	11 = Reserve	ed						
	10 = Dead-tin 01 = Negative	ne function is disa	abled	Loutout modes	3			
	00 = Positive dead time actively applied for all output modes							
bit 5-3	Unimplemen	ted: Read as '0'						
Note 1:	Software must clea	ar the interrupt sta	atus here and th	e correspondir	ng IFSx bit in ti	he interrupt co	ontroller.	
2:	The Independent T CAM bit is ignored	Time Base mode (I.	(ITB = 1) must b	e enabled to u	se Center-Alig	ned mode. If	TB = 0, the	
3:	These bits should yield unpredictable	be changed only e results.	when PTEN = 0	. Changing the	e clock selectio	on during oper	ation will	
4:	To operate in External Period Reset mode, configure the CLMOD (FCLCONx<8>) bit = 0 and ITB (PWMCONx<9>) bit = 1.							

REGISTER 15-6: PWMCONX: PWMx CONTROL REGISTER

R/M-0	R/\\/_0	R/W/-0	R/M_0	11-0	11-0	11-0	11-0
10.00-0	TRGDI	V<3:0>	14.00-0		<u> </u>		-
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾				TRGS	FRT<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	TRGDIV<3:0 1111 = Trigg 1100 = Trigg 1100 = Trigg 1011 = Trigg 1010 = Trigg 1001 = Trigg 1000 = Trigg 0110 = Trigg 0110 = Trigg 0101 = Trigg 0101 = Trigg 0010 = Trigg 0011 = Trigg 0001 = Trigg 0001 = Trigg 0000 = Trigg	>: Trigger # Ou jer output for ev jer output for ev	tput Divider I ery 16th trigg ery 15th trigg ery 15th trigg ery 13th trigg ery 12th trigg ery 11th trigg ery 9th trigge ery 8th trigge ery 6th trigge ery 5th trigge ery 2nd trigge ery 2nd trigge ery trigger ev	bits ger event ger event ger event ger event ger event ger event ger event er event			
bit 11-8	Unimplemer	nted: Read as '	0'				
bit 7	DTM: Dual T	rigger Mode bit	(1)				
	1 = Seconda 0 = Seconda two sepa	ary trigger event ary trigger event arate PWM trigg	t is combinec is not combi jers are gene	l with the prima ned with the prine rated	ry trigger event mary trigger ev	to create the P ent to create the	WM trigger. PWM trigger;
bit 6	Unimplemer	nted: Read as '	0'				
bit 5-0	TRGSTRT<5	5:0>: Trigger Po	stscaler Star	t Enable Select	bits		
	111111 = W	ait 63 PWM cyc	les before ge	enerating the first	st trigger event	after the modul	e is enabled
	•						
	000010 = W 000001 = W 000000 = W	ait 2 PWM cycle ait 1 PWM cycle ait 0 PWM cycle	es before ger e before gen e before gen	nerating the first erating the first erating the first	t trigger event a trigger event af trigger event af	after the module ter the module i ter the module i	is enabled s enabled s enabled

REGISTER 15-13: TRGCONX: PWMx TRIGGER CONTROL REGISTER



U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12	DISSCK: Disa	able SCKx Pin	bit (SPI Maste	er modes only)				
	1 = Internal S	PI clock is disa	bled; pin func	tions as I/O				
	0 = Internal S	PI clock is ena	bled					
bit 11	DISSDO: Disa	able SDOx Pin	Dit Dit		`			
	1 = SDOx pin 0 = SDOx pin	is not used by	module; pin ti v the module	unctions as I/C)			
bit 10	MODE16: Word/Pute Communication Select hit							
Sit TO	1 = Communi	cation is word-	wide (16 bits)					
	0 = Communi	cation is byte-w	vide (8 bits)					
bit 9	SMP: SPIx Da	ata Input Samp	le Phase bit					
	Master mode:							
	1 = Input data 0 = Input data	is sampled at is sampled at	end of data ou middle of data	utput time a output time				
	Slave mode:							
	SMP must be	cleared when	SPIx is used i	n Slave mode.				
bit 8	CKE: SPIx CI	ock Edge Sele	ct bit ⁽¹⁾					
	1 = Serial out 0 = Serial out	put data chang put data chang	es on transition es on transition	on from active on from Idle clo	clock state to Id	le clock state (/e clock state (see bit 6) see bit 6)	
bit 7	SSEN: Slave	Select Enable	bit (Slave mod	de) ⁽³⁾				
	$1 = \overline{SSx}$ pin is	used for Slave	e mode	,				
	$0 = \overline{SSx}$ pin is not used by module; pin is controlled by port function							
bit 6	CKP: Clock Polarity Select bit							
	1 = Idle state 0 = Idle state	for clock is a h for clock is a lo	igh level; activ w level; active	e state is a lov state is a hig	w level h level			
bit 5	MSTEN: Mas	ter Mode Enab	le bit					
	1 = Master me	ode						
	0 = Slave mod	de						
Note 1: This	s bit is not used	in Framed SP	l modes. Prog	ram this bit to	'0' for the Fram	ed SPI modes	(FRMEN = 1)	

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

- bit to '0' for the Framed SPI modes (FRMEN = SPI modes. Pr JYI ⊥).
 - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

18.3 UART Registers

REGISTER 18-1: U1MODE: UART1 MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ^(1,3)	—	USIDL ⁽³⁾	IREN ^(2,3)	RTSMD ⁽³⁾	—	UEN<	1:0> ⁽³⁾
bit 15							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE ⁽³⁾	LPBACK ⁽³⁾	ABAUD ⁽³⁾	URXINV ⁽³⁾	BRGH ⁽³⁾	PDSEL•	<1:0> ⁽³⁾	STSEL ⁽³⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	UARTEN: UART1 Enable bit ^(1,3)
	 1 = UART1 is enabled; all UART1 pins are controlled by UART1, as defined by UEN<1:0> 0 = UART1 is disabled; all UART1 pins are controlled by port latches; UART1 power consumption is minimal
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit ⁽³⁾
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ^(2,3)
	 1 = IrDA[®] encoder and decoder are enabled 0 = IrDA[®] encoder and decoder are disabled
bit 11	RTSMD: Mode Selection for U1RTS Pin bit ⁽³⁾
	$1 = \overline{\text{U1RTS}} \text{ pin is in Simplex mode}$ 0 = U1RTS pin is in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UART1 Pin Enable bits ⁽³⁾
	 11 = U1TX, U1RX and BCLK pins are enabled and used; U1CTS pin is controlled by port latches 10 = U1TX, U1RX, U1CTS and U1RTS pins are enabled and used 01 = U1TX, U1RX and U1RTS pins are enabled and used; U1CTS pin is controlled by port latches 00 = U1TX and U1RX pins are enabled and used; U1CTS and U1RTS/BCLK pins are controlled by port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit ⁽³⁾
	 1 = UART1 will continue to sample the U1RX pin; interrupt is generated on falling edge; bit is cleared in hardware on following rising edge 0 = No wake-up is enabled
bit 6	LPBACK: UART1 Loopback Mode Select bit ⁽³⁾
	1 = Enable Loopback mode
	0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit ⁽³⁾
	1 = Enable baud rate measurement on the next character – requires reception of a Sync field (0x55)
	0 = Baud rate measurement is disabled or completed
Note 1:	Refer to Section 17. "UART " (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for receive or transmit operation
2:	This feature is only available for the 16x BRG mode (BRGH = 0).

3: This bit is not available in the dsPIC33FJ06GS001 device.

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions \in {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

DC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins excep <u>t VDD,</u> Vss, AVDD, AVss, MCLR, VCAP and RB5
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB5 and digital 5V tolerant designated pins
DI60c	ΣIICT	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the list of 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3); characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V; characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit; characterized but not tested.



DS75018C-page 316

© 2011-2012 Microchip Technology Inc

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302