



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	9KB (3K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj09gs302-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

IAE	SLE 1: ds	SPIC	33F	J060	50	01/1	01 <i>I</i>	\ \10	2A/2	202/	a an	a as	PIC	33F	108	653	302	PR	טטכ	CII		ILIES
			es)				Re	mapp	able F	Peripł	nerals								ADC			
	Device	Pins	Program Flash Memory (Kbyte	RAM (Bytes)	Remappable Pins	16-Bit Timer	Input Capture	Output Compare	UART	SPI	PWM ⁽²⁾	Analog Comparator	External Interrupts ⁽¹⁾	DAC Output	Constant Current Source	Reference Clock	I ² C TM	SARs	Sample-and-Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPl	C33FJ06GS001	18	6	256	8	2	0	0	0	0	2x2	2	3	0	0	0	1	1	2	6	13	PDIP, SOIC
		20																				SSOP
dsPl	C33FJ06GS101A	18	6	256	8	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	13	PDIP, SOIC
		20																				SSOP
dsPl	C33FJ06GS102A	28	6	256	16	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA
dsPl	C33FJ06GS202A	28	6	1K	16	2	1	1	1	1	2x2	2	3	1	0	1	1	1	3	6	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA
dsPl	C33FJ09GS302	28	9	1K	16	2	1	1	1	1	3x2	2	3	1	1	1	1	1	3	8	21	SPDIP, SOIC, SSOP, QFN-S
		36																				VTLA

Note 1: INT0 is not remappable.

2: The PWM4 pair is remappable and only available on dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices.







3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a Data, Address or Address Offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature lets any instruction access program space as if it were data space.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.







TABLE 4-40: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15	1			1			bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN
bit 15		rrunt Nooting F)iaabla bit				
DIL 15	1 = Interrupt r	nesting is disat					
	0 = Interrupt r	nesting is enab	led				
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit			
	1 = Trap was	caused by ove	rflow of Accur	nulator A			
	0 = Trap was	not caused by	overflow of A	ccumulator A			
bit 13	OVBERR: Ac	cumulator B O	verflow Trap F	lag bit			
	1 = 1rap was $0 = T$ rap was	caused by ove	overflow of Accur	nulator B			
bit 12	COVAERR: A	Accumulator A	Catastrophic (Overflow Trap F	lag bit		
	1 = Trap was	caused by cat	astrophic over	flow of Accumu	lator A		
	0 = Trap was	not caused by	catastrophic c	overflow of Acc	umulator A		
bit 11	COVBERR: A	Accumulator B	Catastrophic (Overflow Trap F	-lag bit		
	1 = Trap was	caused by cat	astrophic over	flow of Accumu	lator B		
bit 10		mulator A Ove		blo bit			
bit TO	1 = Trap over	flow of Accum	ilator A				
	0 = Trap is dis	sabled					
bit 9	OVBTE: Accu	umulator B Ove	erflow Trap En	able bit			
	1 = Trap over	flow of Accum	ulator B				
	0 = Irap is dis	sabled		1. 1.9			
DIT 8	1 = Trap on o	astrophic Over	low Trap Enac	DIE DIE mulator A or B	is onabled		
	0 = Trap is dis	sabled					
bit 7	SFTACERR:	Shift Accumula	ator Error Statu	us bit			
	1 = Math erro	r trap was cau	sed by an inva	ilid accumulato	r shift		
	0 = Math erro	r trap was not	caused by an	invalid accumu	lator shift		
bit 6	DIVOERR: Di	vide-by-Zero E	rror Trap Statu	is bit			
	1 = Math erro	or trap was cau or trap was not	sed by a divide caused by a d	e-by-zero ivide-by-zero			
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	MATHERR: N	Aath Error Trac	Status bit				
	1 = Math erro	r trap has occu	ırred				
	0 = Math erro	or trap has not o	occurred				
bit 3	ADDRERR: A	Address Error 7	rap Status bit				
	1 = Address e 0 = Address e	error trap has c error trap has r	ccurred ot occurred				

INTCOMA, INTERDURT CONTROL DECISTER A

REGISTER 7 -	-19: IPC0		PRIORITY	CONTROL R	EGISTER 0		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T1IP<2:0>		—		OC1IP<2:0>(1)	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC1IP<2:0>(2)				INT0IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0)' 				
bit 14-12	11IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Interr	upt is Priority 7 (I	nignest prior	ity interrupt)			
	•						
	•						
	001 = Interr 000 = Interr	upt is Priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0)'				
bit 10-8	OC1IP<2:0>	Output Compa	re Channel	1 Interrupt Prior	rity bits ⁽¹⁾		
	111 = Interr	upt is Priority 7 (I	highest prior	ity interrupt)			
	•						
	•						
	001 = Interr	upt is Priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0)'		(2)		
bit 6-4	IC1IP<2:0>:	Input Capture C	hannel 1 Int	errupt Priority b	bits ⁽²⁾		
	111 = Interr	upt is Priority 7 (I	highest prior	ity interrupt)			
	•						
	•						
	001 = Interr	upt is Priority 1					
	000 = Interr	upt source is disa	abled				
DIT 3		nted: Read as 10)'	1.11.			
bit 2-0	IN 10IP<2:0	>: External Interr	upt 0 Priority	/ bits			
	•	upt is Priority 7 (i	nignest prior	ity interrupt)			
	•						
	•						
	001 = Interr	upt is Priority 1	ablad				
	000 = merr	upt source is disa	anieu				
Note de The	aa hita aya ya						

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

2: These bits are not implemented in dsPIC33FJ06GS001/101A/102A devices.

REGISTER 7-	-33: IPC28:				REGISTER 28	}	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_					_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	A	DCP3IP<2:0>	1)		A	DCP2IP<2:0>\4	2)
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7 bit 6-4 bit 3 bit 2-0	Unimplemen ADCP3IP<2:0 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen ADCP2IP<2:0 111 = Interrup 001 = Interrup 001 = Interrup	ted: Read as D>: ADC Pair 3 ot is Priority 7 (ot is Priority 1 ot source is dis ted: Read as D>: ADC Pair 2 ot is Priority 7 (ot is Priority 1 ot source is dis	o' Conversion I highest priorit abled o' Conversion I highest priorit	Done Interrupt ty interrupt) Done Interrupt ty interrupt)	Priority bits ⁽¹⁾ Priority bits ⁽²⁾		

- **Note 1:** These bits are not implemented in dsPIC33FJ06GS102A/202A devices.
 - **2**: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 8-	-6: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER												
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
ROON	—	ROSSLP	ROSEL		RODIV	/<3:0>(1)							
bit 15							bit 8						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
—		—	—	—	—	_	—						
bit 7							bit 0						
													
Legend:													
R = Readable	bit	W = Writable	DIt		mented bit, rea								
-n = Value at P	OR	'1' = Bit is set		0^{\prime} = Bit is cle	eared	x = Bit is unkr	iown						
bit 15	ROON: Refer 1 = Reference 0 = Reference	ence Oscillator e oscillator outp e oscillator outp	Output Enab out is enabled out is disabled	ble bit I on REFCLK0 d	pin ⁽²⁾								
bit 14	Unimplemen	ted: Read as ')'										
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit												
	1 = Reference 0 = Reference	e oscillator outp e oscillator outp	out continues out is disabled	to run in Sleep d in Sleep)								
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit									
	1 = Oscillator 0 = System cl	crystal used as lock used as th	s the reference e reference c	e clock lock									
bit 11-8	RODIV<3:0>:	Reference Os	cillator Divide	er bits ⁽¹⁾									
	1111 = Refer 1110 = Refer 1101 = Refer 1000 = Refer 1010 = Refer 1000 = Refer 1000 = Refer 0111 = Refer 0110 = Refer 0101 = Refer 0100 = Refer 0101 = Refer 0011 = Refer 0011 = Refer 0011 = Refer 0011 = Refer	ence clock divi ence clock divi	ded by 32,76 ded by 16,38 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	o 4									
bit 7-0	0001 = Refer	ence clock divi ence clock ted: Read as '(ueu by ∠										

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable; refer to Section 10.6 "Peripheral Pin Select (PPS)" for more information.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some digital only port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (for example, 5V), on any desired 5V tolerant pins, by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to the **"Pin Diagrams"** section for the available pins and their functionality.

10.3 Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The ADPCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. An example is shown in Example 10-1.

10.5 Input Change Notification

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States (COS), even in Sleep mode when the clocks are disabled. Depending on the device pin count, up to 16 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-of-State.

Four control registers are associated with the CN module. The CNEN1 register contains the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pin.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin and eliminate the need for external resistors when the push button or keypad devices are connected. The pull-ups are enabled separately, using the CNPU1 register, which contains the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	WO, TRISBB	; and PORTB<7:0> as outputs
NOF	•	; Delay 1 cycle
BTS	S PORTB, #13	; Next Instruction

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	_	—	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			OCFA	R<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as ')'				
bit 5-0	OCFAR<5:0>	: Assign Outpu	it Compare A	(OCFA) to the	Corresponding	RPn Pin bits ⁽¹⁾	
	111111 = Inp	out tied to Vss					
	100011 = Inp	out tied to RP35	5				
	$100010 = \ln p$	but fied to RP34	+ }				
	100001 = Inp	out tied to RP33))				
	100000 – Inp		-				
	•						
		it tied to RP0					
	00000 – mpu						

REGISTER 10-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1						
	—			SCK1F	R<5:0> ⁽¹⁾								
bit 15							bit 8						
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1						
—	—			SDI1R	<5:0> ⁽¹⁾								
bit 7							bit 0						
Legend:													
R = Readable	bit	W = Writable bit		U = Unimplen	nented bit, rea	ad as '0'							
-n = Value at H	POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkn	own						
hit 15 11	Unimplomon	ted: Dead as 'o'											
DIL 15-14	Onimplemen	teu: Read as 0											
bit 13-8	SCK1R<5:0>	: Assign SPI1 Cl	ock Input (S	SCK1) to the Co	prresponding F	RPn Pin bits							
	111111 = Inp	00011 = Input tied to VSS											
	100011 = Inp	out tied to RP34											
	100001 = Inp	out tied to RP33											
	100000 = Inp	out tied to RP32											
	•												
	•												
	•												
	00000 = Inpu	it tied to RP0											
bit 7-6	Unimplemen	ted: Read as '0'				(4)							
bit 5-0	SDI1R<5:0>:	Assign SPI1 Dat	a Input (SE	011) to the Corre	esponding RP	n Pin bits ⁽¹⁾							
	111111 = Inp	out tied to Vss											
	100011 = Inp	out fied to RP35											
	100010 = Inp 100001 = Inp	out tied to RP33											
	100000 = Inp	out tied to RP32											
	•												
	•												
	•												
	00000 = Inpu	t tied to RP0											

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

REGISTER 10-18: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP5F	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP4	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP4R<5:0>: Peripheral Output Function is Assigned to RP4 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

REGISTER 10-19: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP7R<5:0>						
bit 15							bit 8		

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP6R<5:0>						
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8	RP7R<5:0>: Peripheral Output Function is Assigned to RP7 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP6R<5:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-2 for peripheral function numbers)

R/M-0	R/\\/_0	R/W/-0	R/M_0	11-0	11-0	11-0	11-0
10.00-0	TRGDI	V<3:0>	14.00-0		<u> </u>		-
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾				TRGS	FRT<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	TRGDIV<3:0 1111 = Trigg 1100 = Trigg 1100 = Trigg 1011 = Trigg 1010 = Trigg 1001 = Trigg 1000 = Trigg 0110 = Trigg 0110 = Trigg 0101 = Trigg 0101 = Trigg 0010 = Trigg 0011 = Trigg 0001 = Trigg 0001 = Trigg 0000 = Trigg	>: Trigger # Ou jer output for ev jer output for ev	tput Divider I ery 16th trigg ery 15th trigg ery 15th trigg ery 13th trigg ery 12th trigg ery 11th trigg ery 9th trigge ery 8th trigge ery 6th trigge ery 5th trigge ery 2nd trigge ery 2nd trigge ery trigger ev	bits ger event ger event ger event ger event ger event ger event ger event er event			
bit 11-8	Unimplemer	nted: Read as '	0'				
bit 7	DTM: Dual T	rigger Mode bit	(1)				
	1 = Seconda 0 = Seconda two sepa	ary trigger event ary trigger event arate PWM trigg	t is combinec is not combi jers are gene	l with the prima ned with the prine rated	ry trigger event mary trigger ev	to create the P ent to create the	WM trigger. PWM trigger;
bit 6	Unimplemer	nted: Read as '	0'				
bit 5-0	TRGSTRT<5	5:0>: Trigger Po	stscaler Star	t Enable Select	bits		
	111111 = W	ait 63 PWM cyc	les before ge	enerating the fire	st trigger event	after the modul	e is enabled
	•						
	000010 = W 000001 = W 000000 = W	ait 2 PWM cycle ait 1 PWM cycle ait 0 PWM cycle	es before ger e before gen e before gen	nerating the first erating the first erating the first	t trigger event a trigger event af trigger event af	after the module ter the module i ter the module i	is enabled s enabled s enabled

REGISTER 15-13: TRGCONX: PWMx TRIGGER CONTROL REGISTER



U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾		
bit 15	15 bit								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> ⁽²⁾		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12	DISSCK: Disa	able SCKx Pin	bit (SPI Maste	er modes only)					
	1 = Internal S	PI clock is disa	bled; pin func	tions as I/O					
	0 = Internal S	PI clock is ena	bled						
bit 11	DISSDO: Disa	able SDOx Pin	Dit Dit		`				
	1 = SDOx pin 0 = SDOx pin	is not used by	module; pin ti v the module	unctions as I/C)				
bit 10		ord/Byte Comm	unication Sele	ect hit					
Sit TO	1 = Communi	cation is word-	wide (16 bits)						
	0 = Communi	cation is byte-w	vide (8 bits)						
bit 9	SMP: SPIx Da	ata Input Samp	le Phase bit						
	Master mode:								
	1 = Input data 0 = Input data	is sampled at is sampled at	end of data ou middle of data	utput time a output time					
	Slave mode:								
	SMP must be	cleared when	SPIx is used i	n Slave mode.					
bit 8	CKE: SPIx CI	ock Edge Sele	ct bit ⁽¹⁾						
	1 = Serial out 0 = Serial out	put data chang put data chang	es on transition es on transition	on from active on from Idle clo	clock state to Id	le clock state (/e clock state (see bit 6) see bit 6)		
bit 7	SSEN: Slave	Select Enable	bit (Slave mod	de) ⁽³⁾					
	$1 = \overline{SSx}$ pin is used for Slave mode								
	$0 = \overline{SSx}$ pin is	not used by m	nodule; pin is c	controlled by p	ort function				
bit 6	CKP: Clock P	olarity Select b	bit						
	1 = Idle state 0 = Idle state	for clock is a h for clock is a lo	igh level; activ w level; active	e state is a lov state is a hig	w level h level				
bit 5	MSTEN: Mas	ter Mode Enab	le bit						
	1 = Master me	ode							
	0 = Slave mod	de							
Note 1: This	s bit is not used	in Framed SP	l modes. Prog	ram this bit to	'0' for the Fram	ed SPI modes	(FRMEN = 1)		

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

- bit to '0' for the Framed SPI modes (FRMEN = SPI modes. Pr JYI ⊥).
 - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.



FIGURE 25-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

TABLE 25-30: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions	
SP10	TscP	Maximum SCKx Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	_		ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_			ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	_		ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	_		ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





27.1 Package Marking Information (Continued)



28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2