



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	9KB (3K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj09gs302t-e-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 4-9: TIMER REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 Re	egister								0000
PR1	0102		Period Register 1									FFFF						
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2 Re	egister								0000
PR2	010C								Period Reg	gister 2								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_		TCS	_	0000
Legend:	× = unkr	nown value	on Reset. –	– = unimple	mented, rea	d as '0'. Re	set values a	are shown i	n hexadecin	nal.								

#### TABLE 4-10: INPUT CAPTURE REGISTER MAP FOR dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140		Input Capture 1 Register											XXXX				
IC1CON	0142	_	_	ICSIDL			_	—	_	-	ICI<1	:0>	ICOV	ICBNE	Į.	CM<2:0>		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-11: OUTPUT COMPARE REGISTER MAP FOR dsPIC33FJ06GS101A, dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180		Output Compare 1 Secondary Register :												XXXX			
OC1R	0182							Outpu	It Compare	1 Register								XXXX
OC1CON	0184	_	OCSIDL OCFLT - OCM<2:0> 0000											0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-	-14:	HIGH-S	PEED F	WM GEN	NERATO	OR 2 REG	SISTER N	IAP FOF	R dsPIC3	3FJ060	S102A	, dsPIC	C33FJ0	)6GS2	02A AN	D dsPIC	33FJ09G	3302
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0440	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	:1:0>	_		—	CAM	XPRES	IUE	0000
IOCON2	0442	PENH	PENL	POLH	POLL	PMOD	0<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	AT<1:0>	SWAP	OSYNC	0000
FCLCON2	0444	IFLTMOD			CLSRC<4:	0>	CLPOL CLMOD FLTSRC<4:0> FLTPOL FLTMOD<1:0>							0000				
PDC2	0446					PDC2<15:0> 0							0000					
PHASE2	0448				PHASE2<15:0> 0							0000						
DTR2	044A	_	_							DTR2<13:0	)>							0000
ALTDTR2	044C	_	_						А	LTDTR2<1	3:0>							0000
SDC2	044E								SDC2<15:0	)>								0000
SPHASE2	0450							SI	PHASE2<1	5:0>								0000
TRIG2	0452						TRGCM	P<15:3>							—	—	—	0000
TRGCON2	0454		TRGD	IV<3:0>		_	_	_	_	DTM	_			TR	GSTRT<5:(	)>		0000
STRIG2	0456						STRGC	/IP<15:3>							_	_	_	0000
PWMCAP2	0458						PWMCAP2<15:3> 00								0000			
LEBCON2	045A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	EN LEB<6:0> 00							0000			
AUXCON2	045E	HRPDIS	HRDDIS	—	_	—	_	—	_	—	_		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	0000
1						1 (1) D												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 41. "Interrupts** (Part IV)" (DS70300) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. The controller has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

### 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

The devices implement up to 28 unique interrupts and four non-maskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

#### 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. A device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

#### 7.3 Interrupt Control and Status Registers

The following registers are implemented for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

#### 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

#### 7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

#### 7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

#### 7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

#### 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit is found in IEC0<0> and the INT0IP bits are found in the first position of IPC0 (IPC0<2:0>).

#### 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-35.

REGISTER	7-13: IEC1: I	INTERRUPT	ENABLE C	ONTROL RE	GISTER 1		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	_	INT2IE	_	—	—	_	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		_	INT1IE	CNIE	AC1IE <sup>(1)</sup>	MI2C1IE	SI2C1IE
bit 7							bit 0
-							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	INT2IE: Exter	mal Interrupt 2	Enable bit				
	1 = Interrupt r	request is enab	bled				
h: 40 F	0 = Interrupt r	request is not e					
DIT 12-5	Unimplemen	ted: Read as					
DIT 4	INITIE: Exter	nal interrupt 1	Enable bit				
	1 = Interrupt r 0 = Interrupt r	request is enal	enabled				
bit 3	CNIE: Input C	Change Notifica	ation Interrupt	Enable bit			
	1 = Interrupt r	request is enab	bled				
	0 = Interrupt r	request is not e	enabled				
bit 2	AC1IE: Analo	og Comparator	1 Interrupt En	able bit <sup>(1)</sup>			
	1 = Interrupt r	request is enab	bled				
	0 = Interrupt r	request is not e	enabled				
bit 1	MI2C1IE: I2C	1 Master Ever	its Interrupt Er	hable bit			
	$\perp$ = Interrupt r	request is enar	nabled				
bit 0	SI2C1IE: 12C	1 Slave Events	Interrunt Ens	able hit			
Sit U	1 = Interrupt r	request is enal	bled				
	0 = Interrupt r	request is not e	enabled				

### **Note 1:** This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER /-	18: IEC7: I	NIERRUPI	ENABLE CO	JNIROL RE	GISTER /						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	_	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
		<u> </u>	ADCP6IE			ADCP3IE <sup>(1)</sup>	ADCP2IE <sup>(2)</sup>				
bit 7							bit 0				
Legend:											
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown					
bit 15-5	Unimplemen	ted: Read as '	0'								
bit 4	ADCP6IE: AD	DC Pair 6 Conv	ersion Done I	nterrupt Enabl	e bit						
	1 = Interrupt r	equest is enab	led								
	0 = Interrupt r	equest is not e	nabled								
bit 3-2	Unimplemen	ted: Read as '	0'								
bit 1	ADCP3IE: AD	DC Pair 3 Conv	ersion Done I	nterrupt Enabl	e bit <sup>(1)</sup>						
	1 = Interrupt r	equest is enab	led								
	0 = Interrupt r	equest is not e	nabled								
bit 0	ADCP2IE: AD	DC Pair 2 Conv	ersion Done I	nterrupt Enabl	e bit <sup>(2)</sup>						
	1 = Interrupt r	equest is enab	led								
	0 = Interrupt r	equest is not e	nabled								

#### **Note 1:** This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER	7-20: IPC1:	INTERRUPT	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		T2IP<2:0>		—	_	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	_	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interru	upt is Priority 7 (	highest priori	ty interrupt)			
	•						
	•						
	•	unt in Duinuitur 4					
		ipt is Priority 1	abled				
bit 11-0	Unimpleme	nted: Read as '	0'				

NOTES:

#### FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



#### 11.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as a time counter for the Real-Time Clock (RTC) or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source
- The Timer1 External Clock Input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler

The unique features of Timer1 allow it to be used for Real-Time Clock applications. A block diagram of Timer1 is shown in Figure 11-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- · Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer1 modes are determined by the following bits:

- Timer1 Clock Source Control bit: TCS (T1CON<1>)
- Timer1 Synchronization Control bit: TSYNC (T1CON<2>)
- Timer1 Gate Control bit: TGATE (T1CON<6>)

The Timer1 control bit settings for different operating modes are given in the Table 11-1.

TABLE 11-1:	TIMER1	MODE	SETTINGS
-------------	--------	------	----------

Mode	TCS	TGATE	TSYNC
Timer1	0	0	Х
Gated Timer1	0	1	Х
Synchronous Counter	1	х	1
Asynchronous Counter	1	х	0

#### FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



#### REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMODE is Enabled bits <sup>(2)</sup>
	IFLTMOD (FCLCONx<15>) = 0, Normal Fault mode:
	If current-limit is active, then CLDAT<1> provides the state for PWMxH.
	If current-limit is active, then CLDAT<0> provides the state for PWMxL.
	IFLTMOD (FCLCONx<15>) = 1, Independent Fault mode:
	CLDAT<1:0> is ignored.
bit 1	SWAP<1:0>: SWAP PWMxH and PWMxL pins
	<ul> <li>1 = PWMxH output signal is connected to PWMxL pin and PWMxL signal is connected to PWMxH pins</li> <li>0 = PWMxH and PWMxL pins are mapped to their respective pins</li> </ul>

bit 0 **OSYNC:** Output Override Synchronization bit

- 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
- 0 = Output overrides via the OVRDAT<1:0> bits occur on next CPU clock boundary
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
  - **2:** State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

REGISTER 19	9-7: ADCPC	3: ADC CON	VERI PAIR	CONTROL	REGISTER 3	j(-)	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_		_	—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN6	PEND6	SWTRG6		٦	rrgsrc6<4:	)>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	Unimplement	ted: Read as '0	,				
bit 7	IRQEN6: Inter	rrupt Request E	nable 6 bit				
	1 = Enable IR	Q generation w	hen requested	d conversion of	f channels AN	13 and AN12 is	s completed

### ADADAA ADA AANNEDT DAID AANTDAL DEGIATED A(1)

	0 = IRQ is not generated
bit 6	<b>PEND6:</b> Pending Conversion Status 6 bit 1 = Conversion of channels AN13 and AN 12 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	<ul> <li>1 = Starts conversion of AN13 (INTREF) and AN12 (EXTREF) if selected by TRGSRC bits<sup>(2)</sup></li> <li>This bit is automatically cleared by hardware when the PEND6 bit is set.</li> <li>0 = Conversion has not started</li> </ul>

Note 1: If other conversions are in progress, conversion will be performed when the conversion resources are available.

2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

#### **REGISTER 19-7:** ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3<sup>(1)</sup> (CONTINUED)

```
bit 4-0
              TRGSRC6<4:0>: Trigger 6 Source Selection bits
              Selects trigger source for conversion of analog channels AN13 and AN12.
               11111 = Timer2 period match
              11011 = Reserved
              11010 = PWM Generator 4 current-limit ADC trigger
              11001 = Reserved
              11000 = PWM Generator 2 current-limit ADC trigger
              10111 = PWM Generator 1 current-limit ADC trigger
              10110 = Reserved
              10010 = Reserved
              10001 = PWM Generator 4 secondary trigger is selected
              10000 = Reserved
              01111 = PWM Generator 2 secondary trigger is selected
              01110 = PWM Generator 1 secondary trigger is selected
              01101 = Reserved
```

01101 = Timer1 period match 01100 = Timer1 period match 01000 = Reserved 00111 = PWM Generator 4 primary trigger is selected 00101 = PWM Generator 2 primary trigger is selected 00100 = PWM Generator 1 primary trigger is selected 00010 = PWM Special Event Trigger is selected 00011 = PWM Special Event Trigger is selected 00010 = Global software trigger is selected 00001 = Individual software trigger is selected

00000 = No conversion is enabled

- **Note 1:** If other conversions are in progress, conversion will be performed when the conversion resources are available.
  - 2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

#### 20.3 Module Applications

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator, an associated 10-bit DAC and a DAC output amplifier that provide a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- · Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- · Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) generate an interrupt, 2) have the ADC take a sample and convert it, and 3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

#### 20.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either AVDD/2, an internal reference source, INTREF, or an external reference source, EXTREF. The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V); therefore, the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 20-1, can only be associated with a single comparator at a given time.

Note:	It should be ensured in software that
	multiple DACOE bits are not set. The
	output on the DACOUT pin will be indeter-
	minate if multiple comparators enable the
	DAC output.

#### 20.5 DAC Buffer Gain

The output of the DAC is buffered/amplified via the DAC buffer. The block functions as a 1x gain amplifier or as a 1.8x gain amplifier. The gain selection is controlled via the HGAIN bit in the CMPCONx register. Using the 1.8x gain option will raise the reference voltage to the analog comparator to a maximum of 2.8V. Using a higher reference voltage for the analog comparator can improve the signal-to-noise ratio in an application.

#### 20.6 Comparator Input Range

The comparator has an input voltage range from -0.2V to AVDD + 0.2V, making it a rail-to-rail input.

#### 20.7 Digital Logic

The CMPCONx register (see Register 20-1) provides the control logic that configures the High-Speed Analog Comparator module. The digital logic provides a pulse stretcher. The analog comparator can respond to very fast transient signals. After the comparator output is given the desired polarity, the signal is passed to this pulse stretching circuit. The pulse stretching circuit has an asynchronous set function and a delay circuit that insure the minimum pulse width is three system clock cycles wide so that the attached circuitry can properly respond.

The stretch circuit is followed by a digital filter. The digital filter is enabled via the FLTREN bit in the CMPCONx register. The digital filter operates with the clock specified via the FCLKSEL bit in the CMPCONx register. The comparator signal must be stable in a high or low state for at least three of the selected clock cycles for it to pass through the digital filter.

During Sleep mode, the clock signal inputs to the module are disabled. However, the module's analog components may continue to function in a reduced power manner to allow the user to wake-up the device when a signal is applied to a comparator input.

In Sleep mode, the clocks are stopped; however, the analog comparator signal has an asynchronous connection across the filter that allows interrupts to be generated regardless of the stopped clocks.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, and any CMPSIDL bit is set, the entire group of comparators will be disabled while in Idle mode. The advantage is reduced power consumption. Moreover, this behavior reduces complexity in the design of the clock control logic for this module.

#### 24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

#### 24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

#### 24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Typical <sup>(1)</sup>	Max.	Units Conditions				
Idle Current (I	Idle Current (IIDLE): Core Off Clock On Base Current <sup>(2)</sup>						
DC40d	13	21	mA	-40°C			
DC40a	13	21	mA	+25°C	3 3\/		
DC40b	13	21	mA	+85°C	5.5V		
DC40c	13	21	mA	+125°C			
DC41d	16	24	mA	-40°C			
DC41a	16	24	mA	+25°C	2 21/	16 MIDe(3)	
DC41b	16	24	mA	+85°C	3.3V	TO MIPS (*)	
DC41c	16	24	mA	+125°C			
DC42d	17	27	mA	-40°C			
DC42a	17	27	mA	+25°C	2 21/	20 MIPS <sup>(3)</sup>	
DC42b	17	27	mA	+85°C	3.3V		
DC42c	17	27	mA	+125°C			
DC43d	20	32	mA	-40°C			
DC43a	20	32	mA	+25°C	2 21/	30 MIPS <sup>(3)</sup>	
DC43b	20	32	mA	+85°C	3.3V		
DC43c	20	32	mA	+125°C			
DC44d	23	37	mA	-40°C			
DC44a	23	37	mA	+25°C	2 21/		
DC44b	23	37	mA	+85°C	3.3V	40 101175	
DC44c	23	37	mA	+125°C			

#### TABLE 25-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD; WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized but not tested in manufacturing.





# TABLE 25-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +125°C
SY11	TPWRT	Power-up Timer Period	_	64	_	ms	-40°C to +125°C
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +125°C
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	
SY30	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

NOTES:

#### 27.2 Package Details

#### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	18		
Pitch	e	.100 BSC		
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

Output Compare (OC1)	290
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	287
SPIx Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	296
SPIx Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	295
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	293
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	294
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	303
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	301
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	297
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	299
System Reset	83
Timer1, Timer2 External Clock	288
Timing Specifications	
10-Bit High-Speed ADC	309
10-Bit High-Speed ADC Requirements	310
Auxiliary PLL Clock	284
Capacitive Loading Requirements on	
Output Pins	282
Constant Current Source	313
DAC	311
DAC Gain Stage to Comparator	312
External Clock Requirements	283
High-Speed ADC Comparator	311
High-Speed PWM Requirements	292
I/O Requirements	286
I2C1 Bus Data Requirements (Master Mode)	306
I2C1 Bus Data Requirements (Slave Mode)	308
Input Capture Requirements	290
Output Compare Requirements	290
PLL Clock	284

Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out
Reset Requirements 287
Simple OC/PWM Mode Requirements 291
SPIx Master Mode (Full-Duplex, CKE = 0,
CKP = x, SMP = 1) Requirements
SPIx Master Mode (Full-Duplex, CKE = 1,
CKP = x, SMP = 1) Requirements
SPIx Master Mode (Half-Duplex, Transmit Only)
Requirements 294
SPIx Maximum Data Clock Rate Summary 293
SPIx Slave Mode (Full-Duplex, CKE = 0,
CKP = 0, SMP = 0) Requirements
SPIx Slave Mode (Full-Duplex, CKE = 0,
CKP = 1, SMP = 0) Requirements 302
SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 0, SMP = 0) Requirements
SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 1, SMP = 0) Requirements
Timer1 External Clock Requirements 288
Timer2 External Clock Requirements

### U

0	
Universal Asynchronous Receiver	
Transmitter (UART)	219
Helpful Tips	220
Resources	220
Using the RCON Status Bits	86
V	
Voltage Regulator (On-Chip)	256
w	
Watchdog Timer (WDT)	251, 257
Watchdog Timer Time-out Reset (WDTO)	85
WWW Address	346
WWW, On-Line Support	11