



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, WDT |
| Number of I/O | 51 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | A/D 15x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-137e1 |

Contents

| | |
|--|-----------|
| Product Lineup1 (Without Clock supervisor function) | 4 |
| Product Lineup 2 (With Clock supervisor function) | 7 |
| Packages and Product Correspondence | 12 |
| Pin Assignments | 13 |
| Pin Description | 14 |
| I/O Circuit Type | 19 |
| Handling Devices | 22 |
| Block Diagrams | 27 |
| Memory Map | 33 |
| I/O Map | 34 |
| CAN Controllers | 42 |
| Interrupt Factors, Interrupt Vectors, Interrupt | |
| Control Register | 50 |
| Electrical Characteristics | 51 |
| Absolute Maximum Ratings | 51 |
| Recommended Operating Conditions | 53 |
| DC Characteristics | 54 |
| AC Characteristics | 59 |
| Clock Timing | 59 |
| Reset Standby Input | 62 |
| Power On Reset | 63 |
| Clock Output Timing | 63 |
| Bus Timing (Read) | 64 |
| Bus Timing (Write) | 66 |
| Ready Input Timing | 67 |
| Hold Timing | 68 |
| LIN-UART2/3 | 69 |
| Trigger Input Timing | 73 |
| Timer Related Resource Input Timing | 74 |
| Timer Related Resource Output Timing | 74 |
| I2C Timing | 75 |
| A/D Converter | 76 |
| Definition of A/D Converter Terms | 80 |
| Flash Memory Program/Erase Characteristics | 82 |
| Ordering Information | 83 |
| Package Dimensions | 85 |
| Major Changes | 87 |

(Continued)

| Parameter | Part Number | MB90F356E MB90F357E | MB90F356TE MB90F357TE | MB90F356ES MB90F357ES | MB90F356TES MB90F357TES |
|---------------------------------------|---|------------------------|--------------------------|--------------------------|----------------------------|
| 16-bit input capture | 6 channels | | | | |
| | Retains 16-bit free-run timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt. | | | | |
| 8/16-bit programmable pulse generator | 6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 | | | | |
| | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | |
| CAN interface | 1 channel | | | | |
| | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | |
| External interrupt | 8 channels | | | | |
| | Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA. | | | | |
| D/A converter | — | | | | |
| I/O ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | |
| Flash memory | Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 times Data retention time : 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only) | | | | |
| Corresponding EVA name | MB90V340E-104 | | | MB90V340E-103 | |




* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.

Please refer to the Emulator hardware manual about details.




(Continued)

| Pin No. | Pin name | I/O Circuit type* | Function |
|---------|------------------|-------------------|---|
| 61 | P37 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled. |
| | CLK | | CLK output pin. This function is enabled when both the external bus and CLK output are enabled. |
| | OUT7 | | Wave form output pin for output compare OCU7 |
| 62, 63 | P60, P61 | I | General purpose I/O ports |
| | AN0, AN1 | | Analog input pins for A/D converter |
| 64 | AV _{CC} | K | V _{CC} power input pin for analog circuits |
| 2 | AVRH | L | Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} . |
| 1 | AV _{SS} | K | V _{SS} power input pin for analog circuits |
| 22, 23 | MD1, MD0 | C | Input pins for specifying the operating mode |
| 21 | MD2 | D | Input pin for specifying the operating mode |
| 49 | V _{CC} | — | Power (3.5 V to 5.5 V) input pin |
| 18, 48 | V _{SS} | — | Power (0 V) input pins |
| 50 | C | K | This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor. |

 * : For the I/O circuit type, refer to "[I/O Circuit Type](#)".

| Type | Circuit | Remarks |
|------|--|---------|
| F |  <p>CMOS level output ($I_{OL} = 4 \text{ mA}, I_{OH} = -4 \text{ mA}$) CMOS hysteresis inputs (With input shutdown function when is standby) Automotive input (With the standby-time input shutdown function)</p> | |
| G |  <p>Pull-up control CMOS level output ($I_{OL} = 4 \text{ mA}, I_{OH} = -4 \text{ mA}$) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. $50 \text{ k}\Omega$</p> | |
| H |  <p>CMOS level output ($I_{OL} = 3 \text{ mA}, I_{OH} = -3 \text{ mA}$) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function)</p> | |


(Continued)

| Type | Circuit | Remarks |
|------|--|---|
| I |  <p>Pout Nout R CMOS hysteresis inputs Automotive input Standby control for input shutdown Analog input</p> | <ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function) ■ Analog input for A/D converter |
| K |  | Protection circuit for power supply input |
| L |  <p>ANE AVR ANE</p> | <ul style="list-style-type: none"> ■ With the protection circuit of A/D converter reference voltage power input pin ■ Flash memory devices do not have a protection circuit against V_{CC} for pin AVRH. |

(Continued)

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal


X0A and X1A are oscillation pins for sub clock. If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

6. Treatment of Power Supply Pins (V_{CC}/V_{SS})

- If there are multiple V_{CC} and V_{SS} pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.
To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally.
Connect V_{CC} and V_{SS} pins to the device from the current supply source at a possibly low impedance.
- As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 μF as a bypass capacitor between V_{CC} and V_{SS} pins in the vicinity of V_{CC} and V_{SS} pins of the device.



7. Pull-up/down resistors

The MB90350E series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.


13. Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

14. Port 0 to port 3 output during power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable regardless of reset inputs.



15. Setting using CAN function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR).

16. Flash security function

The security byte is located in the area of the Flash memory. If protection code 01_H is written in the security byte, the Flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

| Product name | Flash memory size | Address for security bit |
|---------------|------------------------------|--------------------------|
| MB90F352E(S) | | |
| MB90F352TE(S) | | |
| MB90F357E(S) | | |
| MB90F357TE(S) | Embedded 1 Mbit Flash memory | $FE0001_H$ |

17. Operation with $T_A = +105^\circ\text{C}$ or more

If used exceeding $T_A = +105^\circ\text{C}$, please contact Cypress sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

| Detection voltage |
|-----------------------------------|
| $4.0 \text{ V} \pm 0.3 \text{ V}$ |

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

10. I/O Map

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|---|-------------------------------------|--------------|--------|---------------|-----------------------|
| 000000 _H | Port 0 Data Register | PDR0 | R/W | Port 0 | XXXXXXXX _B |
| 000001 _H | Port 1 Data Register | PDR1 | R/W | Port 1 | XXXXXXXX _B |
| 000002 _H | Port 2 Data Register | PDR2 | R/W | Port 2 | XXXXXXXX _B |
| 000003 _H | Port 3 Data Register | PDR3 | R/W | Port 3 | XXXXXXXX _B |
| 000004 _H | Port 4 Data Register | PDR4 | R/W | Port 4 | XXXXXXXX _B |
| 000005 _H | Port 5 Data Register | PDR5 | R/W | Port 5 | XXXXXXXX _B |
| 000006 _H | Port 6 Data Register | PDR6 | R/W | Port 6 | XXXXXXXX _B |
| 000007 _H to 00000A _H | Reserved | | | | |
| 00000B _H | Port 5 Analog Input Enable Register | ADER5 | R/W | Port 5, A/D | 11111111 _B |
| 00000C _H | Port 6 Analog Input Enable Register | ADER6 | R/W | Port 6, A/D | 11111111 _B |
| 00000D _H | Reserved | | | | |
| 00000E _H | Input Level Select Register 0 | ILSR0 | R/W | Ports | 00000000 _B |
| 00000F _H | Input Level Select Register 1 | ILSR1 | R/W | Ports | 00000000 _B |
| 000010 _H | Port 0 Direction Register | DDR0 | R/W | Port 0 | 00000000 _B |
| 000011 _H | Port 1 Direction Register | DDR1 | R/W | Port 1 | 00000000 _B |
| 000012 _H | Port 2 Direction Register | DDR2 | R/W | Port 2 | XX000000 _B |
| 000013 _H | Port 3 Direction Register | DDR3 | R/W | Port 3 | 00000000 _B |
| 000014 _H | Port 4 Direction Register | DDR4 | R/W | Port 4 | XX000000 _B |
| 000015 _H | Port 5 Direction Register | DDR5 | R/W | Port 5 | X0000000 _B |
| 000016 _H | Port 6 Direction Register | DDR6 | R/W | Port 6 | 00000000 _B |
| 000017 _H to 000019 _H | Reserved | | | | |
| 00001A _H | SIN input Level Setting Register | DDRA | W | UART2, UART3 | X00XXXX _B |
| 00001B _H | Reserved | | | | |
| 00001C _H | Port 0 Pull-up Control Register | PUCR0 | R/W | Port 0 | 00000000 _B |
| 00001D _H | Port 1 Pull-up Control Register | PUCR1 | R/W | Port 1 | 00000000 _B |
| 00001E _H | Port 2 Pull-up Control Register | PUCR2 | R/W | Port 2 | 00000000 _B |
| 00001F _H | Port 3 Pull-up Control Register | PUCR3 | R/W | Port 3 | 00000000 _B |
| 000020 _H to 000037 _H | Reserved | | | | |

(Continued)

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|--|---|--------------|--------|---------------------------------------|-----------------------|
| 00009B _H | DMA Descriptor Channel Specification Register | DCSR | R/W | DMA | 00000000 _B |
| 00009C _H | DMA Status Register L Register | DSRL | R/W | | 00000000 _B |
| 00009D _H | DMA Status Register H Register | DSRH | R/W | | 00000000 _B |
| 00009E _H | Address Detect Control Register 0 | PACSR0 | R/W | Address Match Detection 0 | 00000000 _B |
| 00009F _H | Delayed Interrupt/Release Register | DIRR | R/W | Delayed Interrupt | XXXXXXX0 _B |
| 0000A0 _H | Low-power Consumption Mode Control Register | LPMCR | W,R/W | Low Power Consumption Control Circuit | 00011000 _B |
| 0000A1 _H | Clock Selection Register | CKSCR | R,R/W | Low Power Consumption Control Circuit | 11111100 _B |
| 0000A2 _H , 0000A3 _H | Reserved | | | | |
| 0000A4 _H | DMA Stop Status Register | DSSR | R/W | DMA | 00000000 _B |
| 0000A5 _H | Automatic Ready Function Selection Register | ARSR | W | External Memory Access | 0011XX00 _B |
| 0000A6 _H | External Address Output Control Register | HACR | W | | 00000000 _B |
| 0000A7 _H | Bus Control Signal Selection Register | ECSR | W | | 0000000X _B |
| 0000A8 _H | Watchdog Control Register | WDTC | R,W | Watchdog Timer | XXXXX111 _B |
| 0000A9 _H | Timebase Timer Control Register | TBTC | W,R/W | Timebase timer | 1XX00100 _B |
| 0000AA _H | Watch Timer Control Register | WTC | R,R/W | Watch Timer | 1X001000 _B |
| 0000AB _H | Reserved | | | | |
| 0000AC _H | DMA Enable Register L Register | DERL | R/W | DMA | 00000000 _B |
| 0000AD _H | DMA Enable Register H Register | DERH | R/W | | 00000000 _B |
| 0000AE _H | Flash Control Status Register (Flash Devices only. Otherwise reserved) | FMCS | R,R/W | Flash memory | 000X0000 _B |
| 0000AF _H | Reserved | | | | |
| 0000B0 _H | Interrupt Control Register 00 | ICR00 | W,R/W | Interrupt Control | 00000111 _B |
| 0000B1 _H | Interrupt Control Register 01 | ICR01 | W,R/W | | 00000111 _B |
| 0000B2 _H | Interrupt Control Register 02 | ICR02 | W,R/W | | 00000111 _B |
| 0000B3 _H | Interrupt Control Register 03 | ICR03 | W,R/W | | 00000111 _B |
| 0000B4 _H | Interrupt Control Register 04 | ICR04 | W,R/W | | 00000111 _B |
| 0000B5 _H | Interrupt Control Register 05 | ICR05 | W,R/W | | 00000111 _B |
| 0000B6 _H | Interrupt Control Register 06 | ICR06 | W,R/W | | 00000111 _B |
| 0000B7 _H | Interrupt Control Register 07 | ICR07 | W,R/W | | 00000111 _B |
| 0000B8 _H | Interrupt Control Register 08 | ICR08 | W,R/W | | 00000111 _B |

(Continued)

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|--|---|--------------|-------------|------------------------------|------------------------|
| 007950 _H | Serial Mode Register 3 | SMR3 | W, R/W | UART3 | 00000000 _B |
| 007951 _H | Serial Control Register 3 | SCR3 | W, R/W | | 00000000 _B |
| 007952 _H | Reception/Transmission Data Register 3 | RDR3/TDR3 | R/W | | 00000000 _B |
| 007953 _H | Serial Status Register 3 | SSR3 | R, R/W | | 00001000 _B |
| 007954 _H | Extended Communication Control Register 3 | ECCR3 | R,W, R/W | | 000000XX _B |
| 007955 _H | Extended Status Control Register 3 | ESCR3 | R/W | | 00000100 _B |
| 007956 _H | Baud Rate Generator Register 30 | BGR30 | R/W | | 00000000 _B |
| 007957 _H | Baud Rate Generator Register 31 | BGR31 | R/W | | 00000000 _B |
| 007958 _H , 007959 _H | Reserved | | | | |
| 007960 _H | Clock supervisor Control Register | CSVCR | R, R/W | Clock Supervisor | 00011100 _B |
| 007961 _H to 00796D _H | Reserved | | | | |
| 00796E _H | CAN Direct Mode Register | CDMR | R/W | CAN Clock Sync | XXXXXXXX0 _B |
| 00796F _H | Reserved | | | | |
| 007970 _H | I ² C Bus Status Register 0 | IBSR0 | R | I ² C Interface 0 | 00000000 _B |
| 007971 _H | I ² C Bus Control Register 0 | IBCR0 | W,R/W | | 00000000 _B |
| 007972 _H | I ² C 10-bit Slave Address Register 0 | ITBAL0 | R/W | | 00000000 _B |
| 007973 _H | | ITBAH0 | R/W | | 00000000 _B |
| 007974 _H | I ² C 10-bit Slave Address Mask Register 0 | ITMKL0 | R/W | | 11111111 _B |
| 007975 _H | | ITMKH0 | R/W | | 00111111 _B |
| 007976 _H | I ² C 7-bit Slave Address Register 0 | ISBA0 | R/W | | 00000000 _B |
| 007977 _H | I ² C 7-bit Slave Address Mask Register 0 | ISMK0 | R/W | | 01111111 _B |
| 007978 _H | I ² C data register 0 | IDAR0 | R/W | | 00000000 _B |
| 007979 _H , 00797A _H | Reserved | | | | |
| 00797B _H | I ² C Clock Control Register 0 | ICCR0 | R/W | I ² C Interface 0 | 00011111 _B |
| 00797C _H to 0079A1 _H | Reserved | | | | |
| 0079A2 _H | Flash Write Control Register 0 | FWR0 | R/W | Dual Operation Flash | 00000000 _B |
| 0079A3 _H | Flash Write Control Register 1 | FWR1 | R/W | | 00000000 _B |
| 0079A4 _H | Sector Change Setting Register 0 | SSR0 | R/W | | 00XXXXX0 _B |
| 0079A5 _H to 0079C1 _H | Reserved | | | | |
| 0079C2 _H | Clock modulator Control Register | CMCR | R, R/W | Clock Modulator | 0001X000 _B |

(Continued)

(Continued)

| Address | Register | Abbreviation | Access | Resource name | Initial value | |
|--|---|--------------|--------|------------------------------|-----------------------|--|
| 0079C3 _H to 0079DF _H | Reserved | | | | | |
| 0079E0 _H | Detect Address Setting Register 0 | PADR0 | R/W | Address Match Detection 0 | XXXXXXXX _B | |
| 0079E1 _H | Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX _B | |
| 0079E2 _H | Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX _B | |
| 0079E3 _H | Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX _B | |
| 0079E4 _H | Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX _B | |
| 0079E5 _H | Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX _B | |
| 0079E6 _H | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX _B | |
| 0079E7 _H | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX _B | |
| 0079E8 _H | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX _B | |
| 0079E9 _H to 0079EF _H | Reserved | | | | | |
| 0079F0 _H | Detect Address Setting Register 3 | PADR3 | R/W | Address Match Detection 1 | XXXXXXXX _B | |
| 0079F1 _H | Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXXX _B | |
| 0079F2 _H | Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXXX _B | |
| 0079F3 _H | Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXXX _B | |
| 0079F4 _H | Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXXX _B | |
| 0079F5 _H | Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXXX _B | |
| 0079F6 _H | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX _B | |
| 0079F7 _H | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX _B | |
| 0079F8 _H | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX _B | |
| 0079F9 _H to 007BFF _H | Reserved | | | | | |
| 007C00 _H to 007DFF _H | Reserved for CAN controller 1. Refer to " CAN Controllers " | | | | | |
| 007E00 _H to 007FFF _H | Reserved | | | | | |

Notes : " Initial value of "X" represents unknown value.

" Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading unknown value.

11. CAN Controllers

- Compliant with CAN standard Version2.0 Part A and Part B
 - Supports tr12ansmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Message Buffers (DLC Registers and Data Registers)

| Address | Register | Abbreviation | Access | Initial Value |
|---------------------|-----------------|--------------|--------|-----------------------|
| CAN1 | | | | |
| 007C60 _H | DLC register 0 | DLCR0 | R/W | XXXXXXXX _B |
| 007C61 _H | | | | |
| 007C62 _H | DLC register 1 | DLCR1 | R/W | XXXXXXXX _B |
| 007C63 _H | | | | |
| 007C64 _H | DLC register 2 | DLCR2 | R/W | XXXXXXXX _B |
| 007C65 _H | | | | |
| 007C66 _H | DLC register 3 | DLCR3 | R/W | XXXXXXXX _B |
| 007C67 _H | | | | |
| 007C68 _H | DLC register 4 | DLCR4 | R/W | XXXXXXXX _B |
| 007C69 _H | | | | |
| 007C6A _H | DLC register 5 | DLCR5 | R/W | XXXXXXXX _B |
| 007C6B _H | | | | |
| 007C6C _H | DLC register 6 | DLCR6 | R/W | XXXXXXXX _B |
| 007C6D _H | | | | |
| 007C6E _H | DLC register 7 | DLCR7 | R/W | XXXXXXXX _B |
| 007C6F _H | | | | |
| 007C70 _H | DLC register 8 | DLCR8 | R/W | XXXXXXXX _B |
| 007C71 _H | | | | |
| 007C72 _H | DLC register 9 | DLCR9 | R/W | XXXXXXXX _B |
| 007C73 _H | | | | |
| 007C74 _H | DLC register 10 | DLCR10 | R/W | XXXXXXXX _B |
| 007C75 _H | | | | |
| 007C76 _H | DLC register 11 | DLCR11 | R/W | XXXXXXXX _B |
| 007C77 _H | | | | |
| 007C78 _H | DLC register 12 | DLCR12 | R/W | XXXXXXXX _B |
| 007C79 _H | | | | |
| 007C7A _H | DLC register 13 | DLCR13 | R/W | XXXXXXXX _B |
| 007C7B _H | | | | |
| 007C7C _H | DLC register 14 | DLCR14 | R/W | XXXXXXXX _B |
| 007C7D _H | | | | |
| 007C7E _H | DLC register 15 | DLCR15 | R/W | XXXXXXXX _B |
| 007C7F _H | | | | |

(Continued)


13.3 DC Characteristics

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)


| Parameter | Symbol | Pin | Condition | Value | | | Unit | Remarks |
|---|-----------|-------------------------------|--|----------------|-----|----------------|------|--|
| | | | | Min | Typ | Max | | |
| "H" level input voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$) | V_{IHS} | — | — | 0.8 V_{CC} | — | $V_{CC} + 0.3$ | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
| | V_{IHA} | — | — | 0.8 V_{CC} | — | $V_{CC} + 0.3$ | V | Pin inputs if Automotive input levels are selected |
| | V_{IHT} | — | — | 2.0 | — | $V_{CC} + 0.3$ | V | Pin inputs if TTL input levels are selected |
| | V_{IHS} | — | — | 0.7 V_{CC} | — | $V_{CC} + 0.3$ | V | P12, P15, P50 inputs if CMOS input levels are selected |
| | V_{IHI} | — | — | 0.7 V_{CC} | — | $V_{CC} + 0.3$ | V | P44, P45 inputs if CMOS hysteresis input levels are selected |
| | V_{IHR} | — | — | 0.8 V_{CC} | — | $V_{CC} + 0.3$ | V | \overline{RST} input pin (CMOS hysteresis) |
| | V_{IHM} | — | — | $V_{CC} - 0.3$ | — | $V_{CC} + 0.3$ | V | MD input pin |
| "L" level input voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$) | V_{ILS} | — | — | $V_{SS} - 0.3$ | — | 0.2 V_{CC} | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
| | V_{ILA} | — | — | $V_{SS} - 0.3$ | — | 0.5 V_{CC} | V | Pin inputs if Automotive input levels are selected |
| | V_{ILT} | — | — | $V_{SS} - 0.3$ | — | 0.8 | V | Pin inputs if TTL input levels are selected |
| | V_{ILS} | — | — | $V_{SS} - 0.3$ | — | 0.3 V_{CC} | V | P12, P15, P50 inputs if CMOS input levels are selected |
| | V_{ILI} | — | — | $V_{SS} - 0.3$ | — | 0.3 V_{CC} | V | P44, P45 inputs if CMOS hysteresis input levels are selected |
| | V_{ILR} | — | — | $V_{SS} - 0.3$ | — | 0.2 V_{CC} | V | \overline{RST} input pin (CMOS hysteresis) |
| | V_{ILM} | — | — | $V_{SS} - 0.3$ | — | $V_{SS} + 0.3$ | V | MD input pin |
| Output "H" voltage | V_{OH} | Normal outputs | $V_{CC} = 4.5 \text{ V}$, $I_{OH} = -4.0 \text{ mA}$ | $V_{CC} - 0.5$ | — | — | V | |
| Output "H" voltage | V_{OHI} | $I^2\text{C}$ current outputs | $V_{CC} = 4.5 \text{ V}$, $I_{OH} = -3.0 \text{ mA}$ | $V_{CC} - 0.5$ | — | — | V | |

(Continued)

- PLL guaranteed operation range



Guaranteed operation range of MB90350E series




* : When using crystal oscillator or ceramic oscillator, the maximum clock frequency is 16 MHz.

External clock frequency and internal operation clock frequency

13.4.2 Reset Standby Input

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Pin | Value | | Unit | Remarks |
|------------------|------------|------------------|---|-----|---------------|---|
| | | | Min | Max | | |
| Reset input time | t_{RSTL} | \overline{RST} | 500 | — | ns | Under normal operation |
| | | | Oscillation time of oscillator* + 100 μs | — | μs | In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode |
| | | | 100 | — | μs | In Main timer mode and PLL timer mode |




13.4.10 Trigger Input Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit |
|-------------------|--------------------------|---|-----------|------------|-----|------|
| | | | | Min | Max | |
| Input pulse width | t_{TRGH} t_{TRGL} | INT8 to INT15, INT9R to INT11R, ADTG | — | 5 t_{CP} | — | ns |

INT8 to INT15,
INT9R to INT11R,
ADTG




13.4.11 Timer Related Resource Input Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit |
|-------------------|------------|-------------------------------------|-----------|------------|-----|------|
| | | | | Min | Max | |
| Input pulse width | t_{TIWH} | TIN1, TIN3, IN0, IN1, IN4 to IN7 | — | 4 t_{CP} | — | ns |
| | t_{TIWL} | | | | | |

TIN1, TIN3,
IN0, IN1,
IN4 to IN7




13.4.12 Timer Related Resource Output Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit |
|--|----------|---|-----------|-------|-----|------|
| | | | | Min | Max | |
| CLK $\uparrow \rightarrow T_{OUT}$ change time | t_{TO} | TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF | — | 30 | — | ns |


- Note of SDA, SCL set-up time



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

- Timing definition



13.5 A/D Converter

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $3.0 \text{ V} \leq \text{AVRH}, \text{V}_{CC} = \text{AV}_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}$)


| Parameter | Symbol | Pin | Value | | | Unit | Remarks |
|----------------------------------|-----------|------------------|--|--|--|---------------|--|
| | | | Min | Typ | Max | | |
| Resolution | — | — | — | — | 10 | bit | |
| Total error | — | — | — | — | ± 3.0 | LSB | |
| Nonlinearity error | — | — | — | — | ± 2.5 | LSB | |
| Differential nonlinearity error | — | — | — | — | ± 1.9 | LSB | |
| Zero reading voltage | V_{OT} | AN0 to AN14 | $\text{AV}_{SS} - 1.5 \times \text{LSB}$ | $\text{AV}_{SS} + 0.5 \times \text{LSB}$ | $\text{AV}_{SS} + 2.5 \times \text{LSB}$ | V | |
| Full scale reading voltage | V_{FST} | AN0 to AN14 | $\text{AVRH} - 3.5 \times \text{LSB}$ | $\text{AVRH} - 1.5 \times \text{LSB}$ | $\text{AVRH} + 0.5 \times \text{LSB}$ | V | |
| Compare time | — | — | 1.0 | — | 16500 | μs | $4.5 \text{ V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ |
| | | | 2.0 | | | | $4.0 \text{ V} \leq \text{AV}_{CC} < 4.5 \text{ V}$ |
| Sampling time | — | — | 0.5 | — | x | μs | $4.5 \text{ V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ |
| | | | 1.2 | | | | $4.0 \text{ V} \leq \text{AV}_{CC} < 4.5 \text{ V}$ |
| Analog port input current | I_{AIN} | AN0 to AN14 | — 0.3 | — | + 0.3 | μA | |
| Analog input voltage range | V_{AIN} | AN0 to AN14 | AV_{SS} | — | AVRH | V | |
| Reference voltage range | — | AVRH | $\text{AV}_{SS} + 2.7$ | — | AV_{CC} | V | |
| Power supply current | I_A | AV_{CC} | — | 3.5 | 7.5 | mA | |
| | I_{AH} | AV_{CC} | — | — | 5 | μA | * |
| Reference voltage supply current | I_R | AVRH | — | 600 | 900 | μA | |
| | I_{RH} | AVRH | — | — | 5 | μA | * |
| Offset between channels | — | AN0 to AN14 | — | — | 4 | LSB | |

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($\text{V}_{CC} = \text{AV}_{CC} = \text{AVRH} = 5.0 \text{ V}$).

Notes on A/D Converter Section

■ About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu\text{F}$ to the analog input pin.

(Continued)


$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB \text{ [LSB]}}$$

$$1 \text{ LSB} = \frac{V_{EST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V_{OT} : Voltage at which digital output transits from "000_H" to "001_H".

V_{FST} : Voltage at which digital output transits from "3FE_H" to "3FF_H".

13.7 Flash Memory Program/Erase Characteristics

■ Dual Operation Flash Memory

| Parameter | Conditions | Value | | | Unit | Remarks |
|---|---|-------|-----|------|---------------|--|
| | | Min | Typ | Max | | |
| Sector erase time (4 Kbytes sector) | $T_A = +25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$ | — | 0.2 | 0.5 | s | Excludes programming prior to erasure |
| Sector erase time (16 Kbytes sector) | | — | 0.5 | 7.5 | s | Excludes programming prior to erasure |
| Chip erase time | | — | 4.6 | — | s | Excludes programming prior to erasure |
| Word (16-bit width) programming time | | — | 64 | 3600 | μs | Except for the overhead time of the system level |
| Program/Erase cycle | — | 10000 | — | — | cycle | |

| Parameter | Conditions | Value | | | Unit | Remarks |
|----------------------------------|--------------------------------------|-------|-----|-----|------|---------|
| | | Min | Typ | Max | | |
| Flash memory Data Retention Time | Average $T_A = +85^\circ\text{C}$ | 20 | — | — | year | * |

* : Corresponding value comes from the technology reliability evaluation result.

(Using Arrhenius equation to translate high temperature measurements test result into normalized value at $+85^\circ\text{C}$)

14. Ordering Information

| Part number | Package | Remarks |
|----------------|---|---|
| MB90F351EPMC | 64-pin plastic LQFP FPT-64P-M23 12.0 mm \square , 0.65 mm pitch | Flash memory products (64 Kbytes) |
| MB90F351ESPMC | | |
| MB90F351TEPMC | | |
| MB90F351TESPMC | | |
| MB90F356EPMC | | |
| MB90F356ESPMC | | |
| MB90F356TEPMC | | |
| MB90F356TESPMC | | |
| MB90F352EPMC | 64-pin plastic LQFP FPT-64P-M23 12.0 mm \square , 0.65 mm pitch | Dual operation Flash memory products (128 Kbytes) |
| MB90F352ESPMC | | |
| MB90F352TEPMC | | |
| MB90F352TESPMC | | |
| MB90F357EPMC | | |
| MB90F357ESPMC | | |
| MB90F357TEPMC | | |
| MB90F357TESPMC | | |
| MB90351EPMC | 64-pin plastic LQFP FPT-64P-M23 12.0 mm \square , 0.65 mm pitch | MASK ROM products (64 Kbytes) |
| MB90351ESPMC | | |
| MB90351TEPMC | | |
| MB90351TESPMC | | |
| MB90356EPMC | | |
| MB90356ESPMC | | |
| MB90356TEPMC | | |
| MB90356TESPMC | | |
| MB90352EPMC | 64-pin plastic LQFP FPT-64P-M23 12.0 mm \square , 0.65 mm pitch | MASK ROM products (128 Kbytes) |
| MB90352ESPMC | | |
| MB90352TEPMC | | |
| MB90352TESPMC | | |
| MB90357EPMC | | |
| MB90357ESPMC | | |
| MB90357TEPMC | | |
| MB90357TESPMC | | |

(Continued)