



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-145e1



- 8/16-bit PPG timer: 8-bit ∞ 10 channels or 16-bit × 6 channels
- 16-bit reload timer : 2 channels (only Evaluation products has 4 channels)
- 16- bit input/output timer
 - 16-bit free-run timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU4/5/6/7, OCU4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels - 16-bit output compare: (OCU): 4 channels

FULL-CAN interface: 1 channel

- Compliant with CAN standard Version2.0 Part A and Part B
- 16 message buffers are built-in
- CAN wake-up function

LIN-UART: 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

I²C interface: 1 channel

Up to 400 kbps transfer rate

DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

Module for activation of extended intelligent I/O service (El²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

Generates interrupt request for task switching.

8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time : 3 µs (at 24 MHz machine clock, including sampling time)

Address matching detection (Program patch) function

■ Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- \blacksquare Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

Dual operation Flash memory (only devices 128 Kbytes Flash memory)

■ Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

Supported $T_A = + 125$ °C

The maximum operating frequency is 24 MHz*: (at $T_A = +125^{\circ}C$).

Flash security function

■ Protects the content of Flash memory (MB90F352x, MB90F357x only)

External bus interface

- 4 Mbytes external memory space MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S): External bus Interface can not be used in internal vector mode. It can be used only in external vector mode.
- *: If used exceeding $T_A = +105$ °C, be sure to contact Cypress for reliability limitations.



2. Product Lineup 2 (With Clock supervisor function)

■ Flash memory products

Part Number	MB90F356E	MB90F356TE	MB90F356ES	MB90F356TES			
_	MB90F357E	MB90F357TE	MB90F357ES	MB90F357TES			
Parameter							
Гуре			ory products				
CPU			6LX CPU				
System clock	Minimum instruction execut	r (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 wh ion time : 42 ns (oscillation of	clock 4 MHz, PLL × 6)				
ROM	64 Kbytes Flash memory : MB90F356E(S), MB90F356TE(S) 128 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the same time) : MB90F357E(S), MB90F357TE(S)						
RAM		4 Kt	oytes				
Emulator-specific power supply*		-	-				
Sub clock pin (X0A, X1A)	Ye	es	1	No			
Clock supervisor		Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes			
Operating voltage range		perating (not using A/D conv converter/Flash programmi ernal bus	•				
Operating temperature range		−40°C to) +125°C				
Package		LQF	P-64				
		2 cha	nnels				
LIN-UART	Special synchronous option	ttings using a dedicated bau is for adapting to different sy her as master or slave LIN o	nchronous serial protocols	er)			
I ² C (400 kbps)		1 cha	annel				
		15 ch	annels				
A/D converter	10-bit or 8-bit resolution Conversion time : Min 3 μs	includes sample time (per c	one channel)				
16-bit reload timer (4 channels)	Operation clock frequency : Supports External Event Co	fsys/ 2^1 , fsys/ 2^3 , fsys/ 2^5 (fsyout function.	ys = Machine clock frequen	cy)			
40.17.5	Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit free-run timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)						
4.C. laid accelance		4 cha	nnels				
16-bit output compare		6-bit free-run Timer matches can be used to generate an		ters.			



■ MASK ROM products/Evaluation products

Part Number								
	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04		
Parameter		111111111111111111111111111111111111111	11120000720		00	V 4		
CPU			F ² MC-16	SLX CPU				
System clock		n-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) inimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)						
ROM	,	B90356E(S), MB90 B90357E(S), MB90	` '		Exte	ernal		
RAM		4 Kb	ytes		30 K	bytes		
Emulator-specific power supply*		-	=		Y	es		
Sub clock pin (X0A, X1A)	Ye	es	N	lo	No	Yes		
Clock supervisor			Y	es	•			
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo		
Operating voltage range	4.0 V to 5.5 V : at	normal operating (using A/D converteusing external bus	not using A/D conver	erter)	5 V ± 10%			
Operating temperature range		−40°C to) +125°C		_			
Package		LQF	P-64		PGA-299			
		2 cha	nnels		5 channels			
LIN-UART	Special synchrono	ous options for ada	ng a dedicated bau pting to different sy aster or slave LIN o	nchronous serial p				
I ² C (400 kbps)		1 cha	annel		2 cha	nnels		
		15 cha	annels		24 ch	annels		
A/D converter	10-bit or 8-bit reso Conversion time :		sample time (per o	ne channel)				
16-bit reload timer (4 channels)	Operation clock from Supports External	equency : fsys/2 ¹ , t Event Count funct	fsys/ 2^3 , fsys/ 2^5 (fsyion.	ys = Machine clock	frequency)			
16-bit free-run timer (2 channels)	Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.				Free-run Timer 0 corresponds to OCU 0/1/2/3. Free-run Timer 1 corresponds to OCU 4/5/6/7.	o ICU 0/1/2/3, o ICU 4/5/6/7,		
,	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)							



3. Packages and Product Correspondence

Package	MB90V340E-101 MB90V340E-102 MB90V340E-103 MB90V340E-104	MB90351E (S), MB90351TE (S) MB90F351E (S), MB90F351TE (S) MB90352E (S), MB90352TE (S) MB90F352E (S), MB90F352TE (S) MB90356E (S), MB90356TE (S) MB90F356E (S), MB90F356TE (S) MB90F357E (S), MB90F357TE (S)
PGA-299C-A01	\circ	×
FPT-64P-M23 (12.0 mm, 0.65 mm pitch)	×	0
FPT-64P-M24 (10.0 mm, 0.50 mm pitch)	×	0

 \bigcirc : Yes, \times : No

Note: Refer to "Package Dimensions" for detail of each package.



Pin No.	Pin name	I/O Circuit type*	Function
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.
	INT8 to INT15		External interrupt request input pins for INT8 to INT15
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.
	TIN1		Event input pin for reload timer1
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.
	TOT1		Output pin for reload timer1
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
34	AD10	N	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.
	SIN3		Serial data input pin for UART3
	INT11R		External interrupt request input pin for INT11
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.
	SOT3		Serial data output pin for UART3
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.
	SCK3		Clock input/output pin for UART3
27	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
37	AD13		Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.
20	P16	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
38	AD14		Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.



Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply (AV $_{CC}$, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (V $_{CC}$). Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the power supply voltage does not exceed the rated voltage of the A/D converter (turning on/of the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V) .

12. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/ 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instanta-

neous power switching.

Document Number: 002-04493 Rev. *A Page 24 of 84



(Continued)

Detect Address Setting Register 0 Detect Address Setting Register 0	Reserve PADR0	d		•		
Detect Address Setting Register 0						
		R/W		XXXXXXXX		
	PADR0	R/W		XXXXXXXX _B		
Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX _B		
Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX _B		
Detect Address Setting Register 1	PADR1	R/W	Address Match Detection 0	XXXXXXXX _B		
Detect Address Setting Register 1	PADR1	R/W	Beteodon o	XXXXXXXX _B		
Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B		
Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B		
Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX		
	Reserve	d				
Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX		
Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX		
Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX		
Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX _B		
Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX		
Detect Address Setting Register 4	PADR4	R/W	20,000.0	XXXXXXXX		
Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B		
Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX		
Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX		
	Detect Address Setting Register 2 Detect Address Setting Register 3 Detect Address Setting Register 3 Detect Address Setting Register 3 Detect Address Setting Register 4 Detect Address Setting Register 5	Detect Address Setting Register 2 Detect Address Setting Register 3 Detect Address Setting Register 4 Detect Address Setting Register 5 Detect	Detect Address Setting Register 2 Detect Address Setting Register 3 Detect Address Setting Register 4 Detect Address Setting Register 5 Detect	Detect Address Setting Register 1 Detect Address Setting Register 2 Detect Address Setting Register 3 Detect Address Setting Register 4 Detect Address Setting Register 5 Detect		

Notes: " Initial value of "X" represents unknown value.

11. CAN Controllers

- Compliant with CAN standard Version2.0 Part A and Part B
 - Supports tr12ansmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

[&]quot; Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading unknown value.



List of Control Registers

Address	Dogistor	Abbreviation	Access	Initial Value	
CAN1	Register	Appreviation	Access	initial value	
000080 _H	Message buffer enable register	BVALR	R/W	00000000 _B	
000081 _H	wessage bullet ellable register	DVALIX	10,44	00000000 _B	
000082 _H	Transmit request register	TREOR	R/W	00000000 _B	
000083 _H	Transmit request register	INEQI	1000	00000000 _B	
000084 _H	Transmit cancel register	TCANR	W	00000000 _B	
000085 _H	Transmit cancer register	TOANK	VV	00000000 _B	
000086 _H	Transmission complete register	TCR	R/W	00000000 _B	
000087 _H	Transmission complete register	1010	1000	00000000 _B	
000088 _H	Receive complete register	RCR	R/W	00000000 _B	
000089 _H	receive complete register	NON	1000	00000000 _B	
00008A _H	Remote request receiving register	RRTRR	R/W	00000000 _B	
00008B _H	Remote request receiving register	MATAK	10,00	00000000 _B	
00008C _H	Receive overrun register	ROVRR	R/W	00000000 _B	
00008D _H	Neceive overfull register	NOVIN	17/77	00000000 _B	
00008E _H	Reception interrupt	RIER	R/W	00000000 _B	
00008F _H	enable register	NILN	FX/VV	00000000 _B	



Address	Posistor	Abbreviation	A00000	Initial Value	
CAN1	Register	Appreviation	Access	Initial Value	
007D00 _H	Control status register	CSR	R/W, W	0XXXX0X1 _B	
007D01 _H	Control status register	CSK	R/W, R	00XXX000 _B	
007D02 _H	Last event indicator register	LEIR	R/W	000X0000 _B	
007D03 _H	Last event indicator register	LLIIV	1000	XXXXXXXX _B	
007D04 _H	Receive/transmit error counter	RTEC	R	00000000 _B	
007D05 _H	Neceive/transmit error counter	KILO	IX.	00000000 _B	
007D06 _H	Bit timing register	BTR	R/W	11111111 _B	
007D07 _H	Dit tilling register	BIK	1000	X1111111 _B	
007D08 _H	IDE register	IDER	R/W	XXXXXXXX _B XXXXXXXX _B	
007D09 _H	IDE register	IDEN	1000		
007D0A _H	Transmit RTR register	TRTRR	R/W	00000000 _B	
007D0B _H	Transmit ix ix register	IIVIIII	1000		
007D0C _H	Remote frame receive waiting	RFWTR	R/W	XXXXXXXX _B	
007D0D _H	register	IXI VVIIX	1000	XXXXXXXX _B	
007D0E _H	Transmit interrupt	TIER	R/W	00000000 _B	
007D0F _H	enable register	TILIX	1000	00000000 _B	
007D10 _H				XXXXXXXX _B	
007D11 _H	Acceptance mask	AMSR	R/W	XXXXXXXX _B	
007D12 _H	select register	AWIOIX	1000	XXXXXXXX _B	
007D13 _H				XXXXXXXX _B	
007D14 _H				XXXXXXXX _B	
007D15 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXX _B	
007D16 _H	Acceptance mask register o	Alviito	1000	XXXXXXXX _B	
007D17 _H				XXXXXXXX _B	
007D18 _H				XXXXXXXX _B	
007D19 _H	Acceptance mask register 1	AMR1	R/W	XXXXXXXX _B	
007D1A _H	Acceptance mask register i	AIVIRI	F/VV	XXXXXXXX _B	
007D1B _H				$XXXXXXXX_B$	



List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value	
CAN1	Register	Abbreviation	Access	ililiai value	
007C00 _H				XXXXXXXX _B	
to 007C1F _H	General-purpose RAM	_	R/W	to XXXXXXX _B	
007C20 _H			+	XXXXXXXX	
007C21 _H				XXXXXXXX _B	
007C22 _H	ID register 0	IDR0	R/W	XXXXXXXX _B	
007C23 _H				XXXXXXXXB	
007C24 _H				XXXXXXXX _B	
007C25 _H				XXXXXXXXB	
007C26 _H	ID register 1	IDR1	R/W	XXXXXXXX _B	
007C27 _H				XXXXXXXXB	
007C28 _H			1	XXXXXXXX _B	
007C29 _H		IDR2		XXXXXXXXB	
007C2A _H	ID register 2		R/W	XXXXXXXX _B	
007C2B _H				XXXXXXXXB	
007C2C _H				XXXXXXXX _B	
007C2D _H	ID as sisten 0	IDDO	DAY	XXXXXXXXB	
007C2E _H	ID register 3	IDR3	R/W	XXXXXXXX _B	
007C2F _H				$XXXXXXXX_B$	
007C30 _H				XXXXXXXX	
007C31 _H	ID variatas 4	IDR4	DAA	XXXXXXXXB	
007C32 _H	ID register 4		R/W	XXXXXXXX _B	
007C33 _H				XXXXXXXXB	
007C34 _H				XXXXXXXX _B	
007C35 _H	ID register 5	IDR5	R/W	XXXXXXXXB	
007C36 _H	ID register 5	פאטו	K/VV	XXXXXXXX _B	
007C37 _H				XXXXXXXXB	
007C38 _H				XXXXXXXX _B	
007C39 _H	ID register 6	IDR6	R/W	XXXXXXXXB	
007C3A _H	up register o	סאטו	[N/VV	XXXXXXXX _B	
007C3B _H				XXXXXXXXB	
007C3C _H				XXXXXXXX _B	
007C3D _H	ID register 7	IDD7	D/M	XXXXXXXXB	
007C3E _H	ID register 7	IDR7	R/W	XXXXXXXX _B	
007C3F _H				XXXXXXXXB	



List of Message Buffers (DLC Registers and Data Registers)

Address	Docietes	Abbrevietien	A 0.000	Initial Value		
CAN1	Register	Abbreviation	Access	Initial Value		
007C60 _H	DLC register 0	DLCR0	R/W	VVVVVVV		
007C61 _H	DLC register 0	DLCRU	R/VV	XXXXXXXX _B		
007C62 _H	DLC register 1	DLCR1	R/W	VVVVVVV		
007C63 _H	DLC register 1	DLCKT	F/VV	XXXXXXXX _B		
007C64 _H	DLC register 2	DLCR2	R/W	XXXXXXXX _B		
007C65 _H	DLC register 2	DLCKZ	IN/VV	~~~~~~B		
007C66 _H	DLC register 3	DLCR3	R/W	XXXXXXXX _B		
007C67 _H	DLC register 3	DLCKS	IN/VV	~~~~~~B		
007C68 _H	DLC register 4	DLCR4	R/W	XXXXXXXX _B		
007C69 _H	DLC register 4	DLCK4	IN/VV	~~~~~~B		
007C6A _H	DLC register 5	DLCR5	R/W	VVVVVVV		
007C6B _H	DLC register 5	DLCRS	F/VV	XXXXXXXX _B		
007C6C _H	DLC register 6	DLCR6	R/W	VVVVVVV		
007C6D _H	DLC register 6	DLCRO	F/VV	XXXXXXXX _B		
007C6E _H	DLC register 7	DLCR7	R/W	VVVVVVV		
007C6F _H	DLC register 7	DLCR/	R/VV	XXXXXXXX _B		
007C70 _H	DI C register 9	DLCR8	R/W	VVVVVVV		
007C71 _H	DLC register 8	DLCRo	F/VV	XXXXXXXX _B		
007C72 _H	DLC register 0	DLCR9	R/W	VVVVVVV		
007C73 _H	DLC register 9	DLCR9	F/VV	XXXXXXXX _B		
007C74 _H	DLC register 10	DI CD40	R/W	VVVVVVV		
007C75 _H	DLC register 10	DLCR10	F/VV	XXXXXXXX _B		
007C76 _H	DLC register 11	DLCR11	R/W	XXXXXXXX _B		
007C77 _H	DLC register 11	DLORTI	F/VV	^^^^^A		
007C78 _H	DLC register 12	DI CB12	R/W	VVVVVV-		
007C79 _H	DLC register 12	DLCR12	FV/ VV	XXXXXXX _B		
007C7A _H	DI C register 13	DLCR13	R/W	YYYY VVV-		
007C7B _H	DLC register 13	DLONIS	FV/ VV	XXXXXXXX _B		
007C7C _H	DLC register 14	DLCR14	R/W	YYYYYY		
007C7D _H	DLC register 14	DLCK14	FT/VV	XXXXXXXX _B		
007C7E _H	DI C register 15	DI CP15	D/M/	YYYYYY		
007C7F _H	DLC register 15	DLCR15	R/W	XXXXXXXX _B		



13.3 DC Characteristics

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, $f_{CP} \leq$ 24 MHz, $V_{SS} = AV_{SS} = 0$ V)

B	0	D:	0 1141	Value			1114		
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
	V _{IHS}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if CMOS hysteresis input levels are se- lected (except P12, P15, P44, P45, P50)	
"H" level	V _{IHA}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if Automotive input levels are selected	
input voltage	V _{IHT}	_	_	2.0	_	V _{CC} + 0.3	V	Pin inputs if TTL input levels are selected	
(At V _{CC} = 5 V ± 10%)	V _{IHS}	_	_	0.7 V _{CC}	_	V _{CC} + 0.3	٧	P12, P15, P50 inputs if CMOS input levels are selected	
	V _{IHI}	_	_	0.7 V _{CC}	_	V _{CC} + 0.3	٧	P44, P45 inputs if CMOS hysteresis input levels are selected	
	V _{IHR}	_	_	0.8 V _{CC}	1	V _{CC} + 0.3	>	RST input pin (CMOS hysteresis)	
	V_{IHM}	_	_	V _{CC} - 0.3	_	V _{CC} + 0.3	V	MD input pin	
	V _{ILS}	_	_	V _{SS} – 0.3	_	0.2 V _{CC}	٧	Pin inputs if CMOS hysteresis input levels are se- lected (except P12, P15, P44, P45, P50)	
"L" level	V _{ILA}	_	_	V _{SS} – 0.3	_	0.5 V _{CC}	٧	Pin inputs if Automotive input levels are selected	
input voltage	V _{ILT}	_	_	V _{SS} - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected	
(At V _{CC} = 5 V ± 10%)	V _{ILS}	_	_	V _{SS} - 0.3	_	0.3 V _{CC}	٧	P12, P15, P50 inputs if CMOS input levels are selected	
	V _{ILI}	_	_	V _{SS} – 0.3	_	0.3 V _{CC}	٧	P44, P45 inputs if CMOS hysteresis input levels are selected	
	V _{ILR}		_	V _{SS} - 0.3	_	0.2 V _{CC}	V	RST input pin (CMOS hysteresis)	
	V _{ILM}	_	_	V _{SS} - 0.3	_	V _{SS} + 0.3	V	MD input pin	
Output "H" voltage	V _{OH}	Normal out- puts	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	V _{CC} - 0.5	ı	_	٧		
Output "H" voltage	V _{OHI}	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	V _{CC} - 0.5			V		



(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, $f_{CP} \leq$ 24 MHz, V_{SS} = AV $_{SS}$ = 0 V)


D	Sym-	D:	0		Value			Demondes
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Output "L" voltage	V _{OL}	Normal outputs	V _{CC} = 4.5 V, I _{OL} = 4.0 mA	_	_	0.4	٧	
Output "L" voltage	V _{OLI}	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 3.0 \text{ mA}$	_	_	0.4	٧	
Input leak current	I _{IL}	_	$V_{CC} = 5.5 \text{ V},$ $V_{SS} < V_I < V_{CC}$	- 1	-	+ 1	μΑ	
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ	
Pull-down resistance	R _{DOWN}	MD2	_	25	50	100	kΩ	Except Flash memory devices
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA	
	I _{CC}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	_	53	65	mA	Flash memory devices
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	_	58	70	mA	Flash memory devices
Power supply current	I _{CCS}	V _{CC}	V _{CC} = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	_	25	35	mA	
	I _{CTS}	rs	V _{CC} = 5.0 V, Internal frequency : 2 MHz,	_	0.3	0.8	mA	Devices without "T"-suffix
			At Main Timer mode	_	0.4	1.0	mA	Devices with "T"-suffix
	I _{CTSPLL}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA	



(T_A = -40°C to +125°C,
$$V_{CC} = 5.0~V \pm 10\%, \, f_{CP} \le 24~MHz, \, V_{SS} = AV_{SS} = 0~V)$$

Doromotor	Parameter Symbol Pin Value Unit	Din	Value			Hnit	Remarks
Faranietei		Unit	ixemarks				
Internal operating clock fre-	f _{CP}	1	1.5	1	24	MHz	When using main clock
(machine clock)	f_{CPL}	-	_	8.192	50	kHz	When using sub clock
Internal operating clock cy-	t _{CP}	Ī	41.67	ı	666	ns	When using main clock
cle time (machine clock)	t _{CPL}	_	20	122.1	_	μS	When using sub clock

^{*:} The limitation is in the range of the clock frequency when PLL is used. Use within the range in graph of "· PLL guaranteed operation range External clock frequency and internal operation clock frequency".






13.4.7 Ready Input Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks	
Farameter	Syllibol	FIII	Condition	Min	Max	Ullits		
RDY set-up time	+	RDY	_	45	-	ns	f _{CP} = 16 MHz	
	TRYHS RL	KDT		32	-	ns	f _{CP} = 24 MHz	
RDY hold time	t _{RYHH}	RDY		0	Ī	ns		

Note: If the RDY set-up time is insufficient, use the auto-ready function.





13.4.9 LIN-UART2/3


■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0

 $(T_A = -40^{\circ}C$ to +125°C, $V_{CC} = 5.0~V \pm 10\%, f_{CP} \leq 24~MHz, \, V_{SS} = 0~V)$


Parameter	Symbol	Pin	Condition	Va	Unit	
Parameter	Symbol	PIII	Condition	Min	Max	Ullit
Serial clock cycle time	t _{SCYC}	SCK2, SCK3		5 t _{CP}	_	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCK2, SCK3 SOT2, SOT3	Internal shift clock	-50	+50	ns
Valid SIN → SCK ↑	t _{IVSHI}	SCK2, SCK3 SIN2, SIN3	mode output pins are CL = 80 pF + 1 TTL.	t _{CP} + 80	_	ns
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SCK2, SCK3 SIN2, SIN3		0	_	ns
Serial clock "L" pulse width	t _{SHSL}	SCK2, SCK3		3 t _{CP} - t _R	_	ns
Serial clock "H" pulse width	t _{SLSH}	SCK2, SCK3		t _{CP} + 10	_	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVE}	SCK2, SCK3 SOT2, SOT3		_	2 t _{CP} + 60	ns
Valid SIN → SCK ↑	t _{IVSHE}	SCK2, SCK3 SIN2, SIN3	External shift clock mode output pins are CL = 80 pF + 1 TTL.	30	_	ns
SCK ↑ → Valid SIN hold time	t _{SHIXE}	SCK2, SCK3 SIN2, SIN3	35 p .	t _{CP} + 30	_	ns
SCK fall time	t _F	SCK2, SCK3		_	10	ns
SCK rise time	t _R	SCK2, SCK3		_	10	ns

Notes: • AC characteristic in CLK synchronized mode.

- C_L is load capacity value of pins when testing.
- t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".







13.4.13 I²C Timing

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ \text{MHz}, \ V_{SS} = AV_{SS} = 0 \ \text{V})$

Parameter	Symbol	Condition	Standar	d-mode	Fast-mode*4		Unit	
r di dilletei	Symbol	Condition	Min	Max	Min	Max	O.III	
SCL clock frequency	f _{SCL}		0	100	0	400	kHz	
Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	_	0.6	_	μS	
"L" width of the SCL clock	t _{LOW}		4.7	_	1.3	_	μS	
"H" width of the SCL clock	t _{HIGH}		4.0	_	0.6	_	μS	
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}	$R = 1.7 \text{ k}\Omega$,	4.7	_	0.6	_	μS	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	C = 50 pF*1	0	3.45* ²	0	0.9*3	μS	
Data set-up time SDA ↓ ↑ → SCL ↑	t _{SUDAT}		250* ⁵	_	100* ⁵	_	ns	
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t _{susто}		4.0	_	0.6	_	μS	
Bus free time between STOP condition and START condition	t _{BUS}		4.7	_	1.3	_	μS	

*1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.

 $^{\star}2$: The maximum t_{HDDAT} has to meet at least that the device does not exceed the "L" width (t_{LOW}) of the SCL signal.

*3 : A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, but the requirement $t_{SUDAT} \ge 250$ ns must be met.

*4: For use at over 100 kHz, set the machine clock to at least 6 MHz.

*5: Refer to "• Note of SDA, SCL set-up time".



13.5 A/D Converter

 $(T_{A} = -40^{\circ}C~to~+125^{\circ}C,~3.0~V \leq AVRH,~V_{CC} = AV_{CC} = 5.0~V \pm 10\%,~f_{CP} \leq 24~MHz,~V_{SS} = AV_{SS} = 0~V)$

Parameter	Symbol	Pin		Value	Unit	Remarks	
Parameter	Symbol	PIII	Min	Тур	Max	Unit	Remarks
Resolution	_	_	_	_	10	bit	
Total error	_	_	_	_	±3.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	V _{OT}	AN0 to AN14	AV _{SS} — 1.5×LSB	AV _{SS} + 0.5×LSB	AV _{SS} + 2.5×LSB	V	
Full scale reading voltage	V _{FST}	AN0 to AN14	AVRH — 3.5×LSB	AVRH — 1.5×LSB	AVRH + 0.5×LSB	V	
Compare time	_	_	1.0	_	16500		$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$
Compare time		_	2.0			μS	$4.0 \text{ V} \le \text{AV}_{CC} < 4.5 \text{ V}$
One of the orthogon	_	_	0.5	_	×	c	$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$
Sampling time			1.2			μ\$	$4.0 \text{ V} \le \text{AV}_{CC} < 4.5 \text{ V}$
Analog port input current	I _{AIN}	AN0 to AN14	- 0.3	_	+ 0.3	μА	
Analog input voltage range	V _{AIN}	AN0 to AN14	AV _{SS}	_	AVRH	V	
Reference voltage range	_	AVRH	AV _{SS} + 2.7	_	AV _{CC}	V	
Power supply	I _A	AV _{CC}	_	3.5	7.5	mA	
current	I _{AH}	AV _{CC}	_	_	5	μΑ	*
Reference voltage supply current	I _R	AVRH	_	600	900	μΑ	
	I _{RH}	AVRH	_	_	5	μΑ	*
Offset between channels	_	AN0 to AN14	_	_	4	LSB	

^{*:} If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).

Notes on A/D Converter Section


■ About the external impedance of the analog input and its sampling time


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting

A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about $0.1~\mu F$ to the analog input pin.



14.1 Package Dimensions







15. Major Changes

Page	Section	Change Results
_	_	The following names are changed. UART → LIN-UART 16-bit I/O timer → 16-bit free-run timer
26	Handling Devices	Added the section "13. Serial Communication".
51	Electrical Characteristics Absolute Maximum Ratings	Changed the maximum value of power consumption.
63	Electrical Characteristics AC Characteristics	Changed the "(4) Clock Output Timing". Changed the Minimum value of cycle time. (41.76 → 41.67)
69 to 73		Changed the notation of "(9) LIN-UART".
78	A/D Converter	Changed the notation of "Zero reading voltage" and "full scale reading voltage".
85	Ordering Information	Changed the part number; MB90V340E-101 → MB90V340E-101CR MB90V340E-102 → MB90V340E-102CR MB90V340E-103 → MB90V340E-103CR MB90V340E-104 → MB90V340E-104CR

NOTE: Please see "Document History" about later revised information.

Document History

	Document Title: MB90350E Series F ² MC-16LX 16-bit Microcontrollers Document Number: 002-04493						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	_	AKIH		Migrated to Cypress and assigned document number 002-04993. No change to document contents or format.			
*A	5193077	AKIH	04/07/2016	Updated to Cypress template			