

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-162e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. Product Lineup1 (Without Clock supervisor function)

Flash memory products

Part Number	MB90F351E	MB90F351TE	MB90F351ES	MB90F351TES					
Parameter	MB90F352E	MB90F352TE	MB90F352ES	MB90F352TES					
Туре		Flash memo	ory products						
CPU		F ² MC-16LX CPU							
System clock	Minimum instruction execut	LL clock multiplication circuit (× 1, × 2, × 3, × 4, × 6, 1/2 when PLL stops) linimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)							
ROM	128 Kbytes Dual operation	4 Kbytes Flash memory : MB90F351E(S), MB90F351TE(S) 28 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the same time) : B90F352E(S), MB90F352TE(S)							
RAM		4 Kb	oytes						
Emulator-specific power supply*		-	-						
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	Ν	0					
Clock supervisor		N	lo						
Low voltage/CPU operation detection reset	No	Yes	No	Yes					
Operating voltage		perating (not using A/D conv) converter/Flash programm ernal bus							
Operating temperature		-40°C to	o +125°C						
Package		LQF	P-64						
		2 cha	nnels						
LIN-UART	Special synchronous option	ttings using a dedicated bau ns for adapting to different sy ther as master or slave LIN o	•	er)					
I ² C (400 kbps)		1 cha	annel						
		15 cha	annels						
A/D converter	•	includes sample time (per c	,						
16-bit reload timer (2 channels)	Operation clock frequency Supports External Event Co		ys = Machine clock frequenc	cy)					
	Free-run Timer 0 (clock inp Free-run Timer 1 (clock inp	ut FRCK0) corresponds to I0 ut FRCK1) corresponds to I0	CU0/1. CU4/5/6/7, OCU4/5/6/7.						
16-bit Free-run timer (2 channels)	Signals an interrupt when overhowing.								
16-bit output		4 cha	nnels						
compare		6-bit free-run Timer matches can be used to generate an	s with output compare registent output signal.	ers.					






Pin No.	Pin name	I/O Circuit type*	Function
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15		Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) PPGB (A) PPGD (C) PPGF (E)		Output pins for PPGs
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20	G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	52 SDA0		Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit Free-run Timer 0
	P45		General purpose I/O port
53	SCL0	н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit Free-run Timer 1



Pin No.	Pin name	I/O Circuit type*	Function
	P30		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select wh <u>ether to u</u> se a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
57	WRH	G	Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the \overline{WRH} output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	HRQ G		Hold request input pin. This function is enabled when both the external bus and the hold func- tion are enabled.
	OUT4		Wave form output pin for output compare OCU4
	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Wave form output pin for output compare OCU5
	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Wave form output pin for output compare OCU6



6. I/O Circuit Type







Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Turning-on sequence of power supply to A/D converter and analog inputs 9.

Make sure to turn on the A/D converter power supply (AV_{CC}, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (V_{CC}). Turn-off the digital power after turning off the A/D converter power

supply and analog inputs. In this case, make sure that the power supply voltage does not exceed the rated voltage of the A/D converter (turning on/of the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Stabilization of power supply voltage


A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/ 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instanta-

neous power switching.



8. Block Diagrams

MB90V340E-101/102







10. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
000000 _H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXAB
000001 _H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXAB
000002 _H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
000003 _H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXAB
000004 _H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXAB
000005 _H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
000006 _H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX _B
000007 _H to 00000A _H		Reserve	d		
00000B _H	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 _B
00000C _H	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 _B
00000D _H		Reserve	d		
00000E _H	Input Level Select Register 0	ILSR0	R/W	Ports	00000000 _B
00000F _H	Input Level Select Register 1	ILSR1	R/W	Ports	00000000 _B
000010 _H	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 _B
000011 _H	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 _B
000012 _H	Port 2 Direction Register	DDR2	R/W	Port 2	XX000000 _B
000013 _H	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 _B
000014 _H	Port 4 Direction Register	DDR4	R/W	Port 4	XX000000 _B
000015 _H	Port 5 Direction Register	DDR5	R/W	Port 5	X0000000 _B
000016 _H	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 _B
000017 _H to 000019 _H		Reserve	d		
00001A _H	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX _B
00001B _H		Reserve	d		
00001C _H	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 _B
00001D _H	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 _B
00001E _H	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 _B
00001F _H	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	00000000 _B
000020 _H to 000037 _H		Reserve	d		



Address	Register	Abbreviation	Access	Resource name	Initial value
000038 _H	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0X000XX1 _B
000039 _H	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0X000001 _B
00003A _H	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000X0 _B
00003B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 _B
00003C _H	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0X000XX1 _B
00003D _H	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0X000001 _B
00003E _H	PPG 6/7 Count Clock Select Register	PPG67	R/W		000000X0 _B
00003F _H		Reserved			
000040 _H	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0X000XX1 _B
000041 _H	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0X000001 _B
000042 _H	PPG 8/9 Count Clock Select Register	PPG89	R/W		000000X0 _B
000043 _H		Reserved			
000044 _H	PPG A Operation Mode Control Register	PPGCA	W, R/W		0X000XX1 _B
000045 _H	PPG B Operation Mode Control Register	PPGCB	W, R/W	16-bit Programmable Pulse Generator A/B	0X000001 _B
000046 _H	PPG A/B Count Clock Select Register	PPGAB	R/W		000000X0 _B
000047 _H		Reserved	•		
000048 _H	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0X000001 _B
00004A _H	PPG C/D Count Clock Select Register	PPGCD	R/W		000000X0 _B
00004B _H		Reserved		·	
00004C _H	PPG E Operation Mode Control Register	PPGCE	W,R/W		0X000XX1 _B
00004D _H	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0X000001 _B
00004E _H	PPG E/F Count Clock Select Register	PPGEF	R/W		000000X0 _B
00004F _H		Reserved		·	
000050 _H	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000 _B
000051 _H	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B
000052 _H , 000053 _H		Reserved			
000054 _H	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000 _B
000055 _H	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXAB
000056 _H	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000 _B
000057 _H	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XX _B



Address	Register	Abbreviation	Access	Resource name	Initial value	
000058 _H to 00005B _H		Reserved				
00005C _H	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0000XX00 _B	
00005D _H	Output Compare Control Status Register 5	OCS5	R/W	Output Compare 4/5	0XX00000 _B	
00005E _H	Output Compare Control Status Register 6	OCS6	R/W	Output Company 6/7	0000XX00 _B	
00005F _H	Output Compare Control Status Register 7	OCS7	R/W	Output Compare 6/7	0XX00000 _B	
000060 _H	Timer Control Status Register 0	TMCSR0	R/W	40 bit Dalaget Timer 0	00000000 _B	
000061 _H	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	XXXX0000 _B	
000062 _H	Timer Control Status Register 1	TMCSR1	R/W	16 hit Delead Timer 1	00000000 _B	
000063 _H	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	XXXX0000 _B	
000064 _H	Timer Control Status Register 2	TMCSR2	R/W	40 kit Dala ad Tim an 0	00000000 _B	
000065 _H	Timer Control Status Register 2	TMCSR2	R/W	16-bit Reload Timer 2	XXXX0000 _B	
000066 _H	Timer Control Status Register 3	TMCSR3	R/W	40 bit Dalaged Timer 2	00000000 _B	
000067 _H	Timer Control Status Register 3	TMCSR3	R/W	16-bit Reload Timer 3	XXXX0000 _B	
000068 _H	A/D Control Status Register 0	ADCS0	R/W		000XXXX0 _B	
000069 _H	A/D Control Status Register 1	ADCS1	R/W		0000000X _B	
00006A _H	A/D Data Register 0	ADCR0	R	A/D Oceanity	00000000 _B	
00006B _H	A/D Data Register 1	ADCR1	R	A/D Converter	XXXXXX00 _B	
00006C _H	ADC Setting Register 0	ADSR0	R/W		00000000 _B	
00006D _H	ADC Setting Register 1	ADSR1	R/W		00000000 _B	
00006E _H	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low Voltage/CPU Operation Detection Reset	00111000 _B	
00006F _H	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXX1 _B	
000070 _H to 00007F _H		Reserved		·		
000080 _H to 00008F _H	Reserved for CAN controller 1. Refer to "CAN C	ontrollers"				
000090 _H to 00009A _H	Reserved					



Address	Register	Abbreviation	Access	Resource name	Initial value
00009B _H	DMA Descriptor Channel Specification Register	DCSR	R/W		00000000 _B
00009C _H	DMA Status Register L Register	DSRL	R/W	DMA	00000000 _B
00009D _H	DMA Status Register H Register	DSRH	R/W		00000000 _B
00009E _H	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 _B
00009F _H	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 _B
0000A0 _H	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000 _B
0000A1 _H	Clock Selection Register	CKSCR	R,R/W	Low Power Consumption Control Circuit	11111100 _B
0000A2 _H , 0000A3 _H		Reserved			
0000A4 _H	DMA Stop Status Register	DSSR	R/W	DMA	00000000 _B
0000A5 _H	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011XX00 _B
0000A6 _H	External Address Output Control Register	HACR	W	Access	00000000 _B
0000A7 _H	Bus Control Signal Selection Register	ECSR	W		0000000X _B
0000A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B
0000A9 _H	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 _B
0000AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B
0000AB _H		Reserved			
0000AC _H	DMA Enable Register L Register	DERL	R/W	DMA	00000000 _B
0000AD _H	DMA Enable Register H Register	DERH	R/W	DIVIA	00000000 _B
0000AE _H	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash memory	000X0000 _B
0000AF _H		Reserved	1		
0000B0 _H	Interrupt Control Register 00	ICR00	W,R/W		00000111 _B
0000B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
0000B2 _H	Interrupt Control Register 02	ICR02	W,R/W		00000111 _B
0000B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
0000B4 _H	Interrupt Control Register 04	ICR04	W,R/W	Interrupt Control	00000111 _B
0000B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
0000B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
0000B7 _H	Interrupt Control Register 07	ICR07	W,R/W		00000111 _B
0000B8 _H	Interrupt Control Register 08	ICR08	W,R/W		00000111 _B



Address	Register	Abbreviation	Access	Resource name	Initial value	
0079C3 _H to 0079DF _H		Reserve	d			
0079E0 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXAB	
0079E1 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX _B	
0079E2 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX _B	
0079E3 _H	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX _B	
0079E4 _H	Detect Address Setting Register 1	PADR1	R/W	Address Match Detection 0	XXXXXXXX _B	
0079E5 _H	Detect Address Setting Register 1	PADR1	R/W	Botootion o	XXXXXXXX _B	
0079E6 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B	
0079E7 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXXB	
0079E8 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B	
0079E9 _H to 0079EF _H		Reserve	d			
0079F0 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B	
0079F1 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXXB	
0079F2 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXAB	
0079F3 _H	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX _B	
0079F4 _H	Detect Address Setting Register 4	PADR4	R/W	Address Match Detection 1	XXXXXXXXB	
0079F5 _H	Detect Address Setting Register 4	PADR4	R/W	Botootion	XXXXXXXXB	
0079F6 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B	
0079F7 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXXB	
0079F8 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXXB	
0079F9 _H to 007BFF _H 007C00 _H to	Reserved f	Reserve	-	Controllers"		
007DFF _H 007E00 _H to 007FFF _H	Reserved for CAN controller 1. Refer to "CAN Controllers" Reserved					

Notes : " Initial value of "X" represents unknown value.

" Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading unknown value.

11. CAN Controllers

- Compliant with CAN standard Version2.0 Part A and Part B
 Supports tr12ansmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)



Address	Register	Abbreviation	Access	Initial Value	
CAN1			A00633		
007C40 _H				XXXXXXXX _B	
007C41 _H	ID register 9	IDR8	R/W	XXXXXXXAB	
007C42 _H	ID register 8	IDRO		XXXXXXXX _B	
007C43 _H				XXXXXXXAB	
007C44 _H				XXXXXXXX _B	
007C45 _H	ID register 0	IDR9	R/W	XXXXXXXAB	
007C46 _H	ID register 9	IDR9	R/W	XXXXXXXX _B	
007C47 _H				XXXXXXXAB	
007C48 _H				XXXXXXXX _B	
007C49 _H	ID register 10	IDR10	D/A/	XXXXXXXXB	
007C4A _H	ID register 10		R/W —	XXXXXXXX _B	
007C4B _H				XXXXXXXXB	
007C4C _H				XXXXXXXXB	
007C4D _H	ID register 11	IDR11	R/W -	XXXXXXXXB	
007C4E _H	ID register 11			XXXXXXXX _B	
007C4F _H				XXXXXXXXB	
007C50 _H				XXXXXXXX _B	
007C51 _H	ID register 42		DAA	XXXXXXXXB	
007C52 _H	ID register 12	IDR12	R/W	XXXXXXXX _B	
007C53 _H				XXXXXXXXB	
007C54 _H				XXXXXXXXB	
007C55 _H	ID register 10			XXXXXXXXB	
007C56 _H	ID register 13	IDR13	R/W	XXXXXXXXB	
007C57 _H				XXXXXXXXB	
007C58 _H				XXXXXXXXB	
007C59 _H	ID register 14			XXXXXXXXB	
007C5A _H	ID register 14	IDR14	R/W	XXXXXXXXB	
007C5B _H				XXXXXXXXB	
007C5C _H				XXXXXXXXB	
007C5D _H	ID register 45			XXXXXXXXB	
007C5E _H	ID register 15	IDR15	R/W —	XXXXXXXXB	
007C5F _H				XXXXXXXXB	



Interrupt cause	El ² OS	DMA ch Interrupt vector Interrupt contro number		Interrupt vector		-
	corresponding	number	Number	Address	Number	Address
UART 2 RX	Y2	14	#39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX	Y1	15	#40	FFFF5C _H	10K14	
Flash Memory	Ν	-	#41	FFFF58 _H	ICR15	000005
Delayed Interrupt	Ν	_	#42	FFFF54 _H	ICK15	0000BF _H

Y1 : Usable

Y2 : Usable, with El²OS stop function

N : Unusable

Notes : •The peripheral resources sharing the ICR register have the same interrupt level.

•When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use EI²OS at a time.

•When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.

13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Symbol	Min	Max		Reliaiks
	V _{CC}	$V_{SS} - 0.3$	V _{SS} + 6.0	V	
Power supply voltage*1	AV _{CC}	$V_{SS} - 0.3$	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{*2}$
	AVRH	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥AVRH* ²
Input voltage*1	VI	V _{SS} - 0.3	V _{SS} + 6.0	V	*3
Output voltage*1	Vo	V _{SS} - 0.3	V _{SS} + 6.0	V	*3
Maximum Clamp Current	I _{CLAMP}	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	_	40	mA	*5
"L" level maximum output current	I _{OL}	_	15	mA	*4
"L" level average output current	I _{OLAV}	_	4	mA	*4
"L" level maximum overall output current	Σl _{OL}	_	100	mA	*4
"L" level average overall output current	ΣI_{OLAV}	_	50	mA	*4
"H" level maximum output current	I _{OH}	—	-15	mA	*4
"H" level average output current	I _{OHAV}	_	-4	mA	*4
"H" level maximum overall output current	Σl _{OH}	_	-100	mA	*4
"H" level average overall output current	ΣΙ _{ΟΗΑV}	—	-50	mA	*4
Power consumption	PD	_	454	mW	
Operating temperature	т	-40	+105	°C	
Operating temperature	Τ _Α	-40	+125	°C	*6
Storage temperature	T _{STG}	-55	+150	°C	




13.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0 V)$

Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Remarks
	V _{CC} , AV _{CC}	4.0	5.0	5.5	V	Under normal operation
Power supply voltage		3.5	5.0	5.5	V	Under normal operation, when not using the A/D con- verter and not Flash programming.
		4.5	5.0	5.5	V	When External bus is used.
		3.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the V_{CC} pin should be greater than this capacitor.
Operating temperature	Τ _Α	-40	—	+125	°C	*

* : If used exceeding $T_A = +105^{\circ}C$, be sure to contact Cypress for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



13.3 DC Characteristics

Damamadan	Ourseland	Dim	Condition	Value				Dementer	
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
V _{IHS} –	V _{IHS}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if CMOS hysteresis input levels are se- lected (except P12, P15, P44, P45, P50)	
	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if Automotive input levels are selected		
input voltage	V _{IHT}	_	_	2.0	_	V _{CC} + 0.3	V	Pin inputs if TTL input levels are selected	
(At V _{CC} = 5 V ± 10%)	V _{IHS}	_	_	0.7 V _{CC}	_	V _{CC} + 0.3	V	P12, P15, P50 inputs if CMOS input levels are selected	
	V _{IHI}	_	-	0.7 V _{CC}	_	V _{CC} + 0.3	V	P44, P45 inputs if CMOS hys- teresis input levels are selected	
	V _{IHR}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	RST input pin (CMOS hystere- sis)	
	V _{IHM}	-	_	V _{CC} - 0.3	_	V _{CC} + 0.3	V	MD input pin	
	V _{ILS}	_	_	V _{SS} – 0.3	_	0.2 V _{CC}	V	Pin inputs if CMOS hysteresis input levels are se- lected (except P12, P15, P44, P45, P50)	
"L" level	V _{ILA}	_	_	V _{SS} - 0.3	_	0.5 V _{CC}	V	Pin inputs if Automotive input levels are selected	
input voltage	V _{ILT}	-	_	V _{SS} - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected	
(At V _{CC} = 5 V ± 10%)	V _{ILS}	-	_	V _{SS} - 0.3	_	0.3 V _{CC}	V	P12, P15, P50 inputs if CMOS input levels are selected	
	V _{ILI}	-	_	V _{SS} - 0.3	_	0.3 V _{CC}	V	P44, P45 inputs if CMOS hys- teresis input levels are selected	
	V _{ILR}	-	_	V _{SS} - 0.3	_	0.2 V _{CC}	V	RST input pin (CMOS hystere- sis)	
	V _{ILM}	-	-	V _{SS} - 0.3	_	V _{SS} + 0.3	V	MD input pin	
Output "H" voltage	V _{OH}	Normal out- puts	$V_{CC} = 4.5 V,$ $I_{OH} = -4.0 mA$	V _{CC} - 0.5	_	-	V		
Output "H" voltage	V _{OHI}	I ² C current outputs	V _{CC} = 4.5 V, I _{OH} = -3.0 mA	$V_{CC} - 0.5$	_	_	V		

(T_A = -40°C to +125°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)






Deremeter	Sym-	Dim	Condition		Value	-	11:-:*		
Parameter	bol	Pin	Condition	Min Typ Max U		Unit	Remarks		
Power supply current I _{CCLS}				V_{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub sleep T_A = +25°C	_	20	50	μΑ	MB90351E MB90F351E MB90F352E MB90F352E MB905356E MB90F356E MB905357E MB90F357E
		$V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}C$	_	60	200	μΑ	MB90356E MB90F356E MB90357E MB90F357E		
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T_A = +25°C	_	60	200	μΑ	MB90356ES MB90F356ES MB90357ES MB90F357ES	
	V _{CC}	V_{CC} = 5.0 V, Internal frequency: 8 kHz, At sub sleep T_A = +25°C	_	70	150	μΑ	MB90351TE MB90F351TE MB90F352TE MB90F352TE MB905356TE MB90F356TE MB90357TE MB90F357TE		
			$V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}C$	_	110	300	μΑ	MB90356TE MB90F356TE MB90357TE MB90F357TE	
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T_A = +25°C	_	110	300	μΑ	MB90356TES MB90F356TES MB90357TES MB90F357TES	

(T_A = -40°C to +125°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)




Note : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



13.4.4 Clock Output Timing

(T_A = -40 ^{\circ}C to +105 ^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Мах	Onit	Remarks
Cycle time	+	CLK		62.5	_	ns	f _{CP} = 16 MHz
	tCYC	OLK		41.67	_	ns	$f_{CP} = 24 \text{ MHz}$
CLK↑ →CLK ↓	t _{CHCL}	CLK	_	20	_	ns	f _{CP} = 16 MHz
				13	—	ns	f _{CP} = 24 MHz





13.4.7 Ready Input Timing


(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Pin Condition		lue	Units	Remarks	
Falameter	Symbol	FIII	Condition	Min	Мах	Units	Remarks	
RDY set-up time	t _{RYHS}	RDY	_	45	_	ns	f _{CP} = 16 MHz	
				32	_	ns	f _{CP} = 24 MHz	
RDY hold time	t _{RYHH}	RDY		0	_	ns		

Note : If the RDY set-up time is insufficient, use the auto-ready function.

CLK		/		2.4 V	
ALE					
RD/WR			tryhs +	←→ Ікүнн	
RDY (When WAIT is not used.	.)		V _{IH}	VIH	
RDY (When WAIT is used.)			VIL		






■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

 $(T_A=-40^\circ C \text{ to } +125^\circ C, \, V_{CC}=5.0 \text{ V} \pm 10\%, \, f_{CP} \leq 24 \text{ MHz}, \, V_{SS}=0 \text{ V})$

Parameter	Symbol Pin		Condition	Va	Unit	
Farameter			Condition	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCK2, SCK3		5 t _{CP}	_	ns
$SCK \downarrow \to SOT \text{ delay time}$	t _{SLOVI}	SCK2, SCK3 SOT2, SOT3		-50	+50	ns
Valid SIN \rightarrow SCK \uparrow	t _{IVSHI}	SCK2, SCK3 SIN2, SIN3	Internal clock operation out- put pins are	t _{CP} + 80	_	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t _{SHIXI}	SCK2, SCK3 SIN2, SIN3	CL = 80 pF + 1 TTL.	0	_	ns
$SOT \to SCK \uparrow delay \text{ time}$	t _{sovнi}	SCK2, SCK3 SOT2, SOT3		3 t _{CP} – 70	_	ns

Notes : $\bullet C_L$ is load capacity value of pins when testing.

 $\bullet t_{CP}$ is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





15. Major Changes

Page	Section	Change Results
_	_	The following names are changed. UART \rightarrow LIN-UART 16-bit I/O timer \rightarrow 16-bit free-run timer
26	Handling Devices	Added the section "13. Serial Communication".
51	Electrical Characteristics Absolute Maximum Ratings	Changed the maximum value of power consumption.
63	Electrical Characteristics AC Characteristics	Changed the "(4) Clock Output Timing". Changed the Minimum value of cycle time. $(41.76 \rightarrow 41.67)$
69 to 73		Changed the notation of "(9) LIN-UART".
78	A/D Converter	Changed the notation of "Zero reading voltage" and "full scale reading voltage".
85	Ordering Information	Changed the part number; MB90V340E-101 \rightarrow MB90V340E-101CR MB90V340E-102 \rightarrow MB90V340E-102CR MB90V340E-103 \rightarrow MB90V340E-103CR MB90V340E-104 \rightarrow MB90V340E-104CR

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: MB90350E Series F ² MC-16LX 16-bit Microcontrollers Document Number: 002-04493								
Revision ECN Orig. of Change Submission Date Description of Change								
**	_	AKIH	10/12/2006	Migrated to Cypress and assigned document number 002-04993. No change to document contents or format.				
*A	5193077	AKIH	04/07/2016	Updated to Cypress template				